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SUMMARY 
This report  descr ibes  technical details of work completed during the contract 
period of contract NAS-5-10440. 
a power conditioner of minimum s ize  and weight which wil l  derive power 
from a radioisotope thermoelectric generator and maintain high performance 
over a variable load profile, while efficiently converting the low RTG voltage 
to  a higher level. This power conditioner includes a secondary source 
(si lver-zinc battery) to  supply peak load requirements in excess of the 
RTG's capabilities. It a l so  includes two low-voltage converters, a battery 
charging circuit, a battery sequencing circuit, and associated circui t ry  to 
provide the proper logic functions, voltage and current  regulation, and high 
performance over the wide operating ranges for  a three-year  space mission. 
The object of this program is to develop 
During the contract period, severa l  system approaches w e r e  considered. 
The system selected consists of two separately powered inverters, the 
outputs of which a r e  connected in parallel, which in turn a r e  connected to  a 
single output voltage regulator. 
being the leas t  complex and most reliable of the systems considered. 
block diagram for this system is shown in Figure 1. 
the other systems considered a r e  shown in Figures 2 through 5. 
This system was selected on the basis  of 
A 
Block diagrams for  
The two LIVC's, the output regulator, and the battery charging and sequencing 
circuits were designed separately and then connected t o  determine and cor-  
rec t  interface problems. 
connected and operated, the biggest problem encountered was unstable 
operation due to  system transients created by operation of the R T G  over- 
voltage protection circuit. 
problems when the battery charging and sequencing circuits were connected 
to  the system. 
by operation of the RTG overvoltage protection circuit, there  is no intention 
to  infer poor design of this circuit. This circuit was retained in the system 
When the two LIVC's and output regulator were 
These transients were a l so  the main source of 
It should be noted that although the transients a r e  created 
design because it appears to be the least  complex, low-loss approach that 
adequately limits the RTG voltage. Problems created by these transients 
have been overcome. 
The battery charging and sequencing circui ts  were originally designed with 
discrete  components. Much of the sequencing logic was la te r  converted to 
integrated circuits.  This resulted in significant reduction in s ize  and com- 
plexity and a probable increase in system reliability. A computer program 
was written to determine optimum LIVC power t ransformer turns  ratios 
for proper balance and load sharing of the two LIVC's. This program was 
used to verify original calculations and to facilitate study of use of another 
type RTG. The program is wri t ten so that the input voltages and impedances 
of both LIVC's can be varied and input currents  and output voltages compared 
for different LIVC output transformer turns ratios. 
Several new, possible significant developments were made during the con- 
tract  period. The most significant of these includes a very stable voltage 
regulator; two unique, low-loss methods for sensing current in a pulse width- 
modulated system; and a simple system €or using secondary current  feedback 
for t rans is tor  drive in an inverter. 
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I. TECHN1CA.L DISCUSSION 
A.. INTRODUCTION 
The purpose of this program is to develop a power conditioning unit capable 
of operating from a radioisotope thermoelectric generator (RTG) and pro- 
vide a variable load power output suitable for extending three-year space 
missions with high confidence and reliability levels. 
includes the system analysis, load and interface investigations, and design 
and fabrication of a breadboard power conditioning unit to verify the feasi- 
bility and performance of this method of conditioning power. 
The scope of work 
Some unique properties of this system are that it consists of a RTG source 
and a si lver-zinc battery cell source charged from the RTG, and serves  a s  
an auxiliary power source during peak load conditions. The battery source 
actually consists of four reserve-type silver-zinc cells selected and used, 
one at  a time, in sequence. Each t ime the cell is  degraded, another cell  
is activated and charged, and the degraded cell  is  switched out of the circuit. 
Of particular interest  is the problem of paralleling the RTG, which has a 
relatively high source impedance. Two separate  inverters, which feed into 
a common regulator, a r e  being used. 
The following discussions deal with work accomplished in the past two 
years, including recommendations and conclusions. 
B. WORK A.CCOMPLISHED 
1. Circuit Design and Breadboard 
a. 
i t  is of paramount importance that the LIVC does not draw current spikes 
when switching occurs or  due to  any unbalance in the LIVC operation. A 
circuit approach which tends to force a "double off" t ransis tor  switching 
condition in the LIVC is shown in Figure 6. 
is very s imi la r  to that which would be characterist ic if t ransformer T1 
Battery 90-Watt LIVC .,. When operating from a low-impedance battery 
The switching operation affected 
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Figure 6. Experimental  Drive Circuit  for the 90-watt LIVC 
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were allowed to  saturate and cause switching. 
s i s tor  which was conducting is turned off when T1 saturates. The next tran- 
s is tor  does not turn on until the previous t ransis tor  is completely off and the 
T1 core resets .  
In this condition, the tran- 
The intent of the indicated circuit is to effect that same basic operation by 
simulating core saturation with a turnon of t rans is tors  Q3 and Q4. 
advantage of this circuit  is that i t  enables the designer to control the fre- 
quency of the converter proportional with the input voltage to  the LIVC, 
While this may not be a pr ime requirement, in situations when operating 
f rom the battery and the battery voltage is relatively constant, i t  does 
enable the designer to  easily synchronize two converters which may possibly 
be connected redundantly. 
The 
Initial circuit investigations on this approach indicate i t  has  some limita- 
tions. The major  problem encountered was that complete switching was 
not realized before the t rans is tors  Q3 and Q4 would turn off. Therefore, 
while switching was initiated i t  was not completed, and a high frequency- 
type operation was encountered, o r  there would be only a momentary inter-  
ruption in conduction and the final switching would not be effected until T1 
actually saturated.. 
the t ransis tors  Q3 and Q4 were replaced with SCR's. 
inadequate and additional work in the general  area indicated this circuit 
approach is not feasible. 
In an  attempt to  realize more  positive switching action, 
However, this proved 
The circuit in Figure 7 shows another approach for  minimizing o r  eliminat- 
ing the "double on" problem. 
and the oscillator t rans is tors  Q3 and Q4 drive cur ren ts  are supplied by 
current  t ransformer T1. An additional current  transformer,  T2, is used 
to supply turnon and turnoff signals to t rans is tors  Q1 and Q2. 
this circuit is as follows: Assume transis tor  Q3 is on. Current flow through 
t ransformer T2 is in such a direction that i t  applies (through t ransformer 
action) drive current  to t ransis tor  Q1 and reverse bias to the base to  emit ter  
junction of t ransis tor  Q2. 
The switching frequency is controlled by L1, 
Operation of 
-8 - 
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Figure 7. Possible Circui t  for  90-watt LIVC 
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Inductor L1 saturates  and applies a voltage to winding N 3  of transformer T1. 
Phasing of this voltage is such that i t  applies a reverse  bias on the base 
junction of Q3 f rom winding N2A through diode CR1.  The base drive foi- 
transistor Q4 f rom winding N2B is blocked by t ransis tor  Q2 until the current  
through Q3 drops to a smal l  value. 
base current through R2. 
regenerative action through transformer T2. 
occurs, a smal l  drive current  is applied to t ransis tor  Q4 through the trans- 
fo rmer  T2 secondary winding and R2,  
large enough to turn on Q2 slightly s o  that regenerative action can take 
place. 
Q 4  turns off and Q3 turns on. 
of transformer T2 f rom providing drive current to the off t ransis tor  through 
R 1  o r  R2.  
however, the efficiency of the system is reduced by the extra  losses in 
t ransis tors  Q1 and Q2 and transformer T2, 
Transis tor  Q2 will s ta r t  turning on by 
Transis tors  $2 and $4 will then turn on fully f rom 
A s  soon a s  the El saturation 
Current through R 2  need only be 
The same action occurs at  the end of the next half cycle except that 
Diodes C R 3  and C R 4  prevent the secondary 
This  circuit is quite effective in eliminating "double on" time; 
I t  A method for  minimizing 
the proposal fo r  this contract, used two high permeability cores  having 
different coercive amp-turn requirements. 
the LIVC output t ransformer were wound around both cores,  
s e r i e s  secondary was wound around the core with the highest coercivity 
requirement. Basically, the theory of operation of this system was that if 
the main core saturated, flux would flow in the second core. The second 
core would be reset  on each half cycle by load current  through the se r i e s  
winding. There was a 
slight increase in current  when the first core saturated because of the 
higher magnetizing current  of the second core;  however, the increase in 
current  was not great enough to cause damage, It  was decided that a modi- 
fication of this approach would be tried, 
the se r i e s  secondary will be replaced with a core  that has an a i r  gap and no 
extra winding. 
half cycle unbalance, ' I  described on page 42 of 
The pr imary and secondary of 
An additional 
This  system was tested and worked quite well. 
The higher coercivity core  with 
The air gap will reset the core  on each half cycle, The 
-1 0- 
length of the a i r  gap can be controlled by cutting a nominal length gap in 
the core, using a spacer  of the proper width, and clamping the a i r  gap to the 
spacer.  
In Figure 7, core number 1 is a conventional core that would be used in a 
standard t ransformer design (in this case i t  i s  a 164386021. Core number 2 
is a high reluctance, self-resetting core (in this case it i s  a 5772L4 with an 
0. 006-inch a i r  gap. Windings N1, N2, and N3 a r e  wound around core num- 
b e r  1. 
number 1. If one-half cycle unbalance occurs and core number 1 s t a r t s  
saturating, flux will start building up in core number 2, the zener diode 
CR5 will break down, and the voltage a c r o s s  L1 w i l l  increase,  causing L1 
to saturate sooner, resulting i n  fas te r  turn-off of the conducting transistor.  
The zener diode is necessary to prevent winding N4 from loading winding 
N3 during normal operation. 
During normal operation, the t ransformer flux is confined to core  
An improved version of this approach is a circuit in which winding N4 is 
connected in se r i e s  with winding N3. 
diode and makes winding N4 more effective. 
condition was created by inserting a resistance in s e r i e s  with one side of 
the output transformer.  
cuit connected a s  described, the unbalance condition disappeared. Fur ther  
investigation of this approach showed considerable losses  in the power 
transformer,  resulting in low inverter  efficiency. Bec'ause high inverter  
efficiency is of prime importance, this approach was abandoned. 
This  circuit eliminates the zener 
A one-half cycle unbalance 
With the one-half cycle unbalance correction c i r -  
Two new design approaches were used for  the 90-watt LIVC. 
approaches used secondary o r  load current  feedback for  LIVC transis tor  
drive. One method uses  a current  t ransformer  in the secondary or  load 
side to provide drive current  for  the inverter transistors.  
suggested by NASA': and i t  worked very well. Efficiency of the inverter was 
improved and the 
minimized. 
Both 
This method was 
1 1  double on" and "half cycle unbalance" problems were 
The suggestion and use of secondary current  feedback resulted 
,: NASA Report No. X-716-68-49 by E. R. Pasciutti.  
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in design of a more simple circuit for the LIVC. 
in Figure 8. 
must flow through the base emit ter  junctions of inverter  t ransis tors  and, 
therefore, provides the drive for  these transistors.  The base emit ter  
junctions a r e  protected f rom the high secondary voltages by the output diodes. 
This  circuit is illustrated 
It can be seen f rom Figure 8 that the secondary o r  load current  
This circuit is practical  only when the power transformer turns ra t io  is close 
to the most efficient operating t ransis tor  current gain. 
battery LIVC, the t ransformer turns ra t io  is 31, and the most efficient 
operating current  gain for  the LIVC transis tors  is 30. 
was first operated with the circuit shown in A, Figure 8. 
ated satisfactorily at a frequency of about 650 Hertz. 
about 7 6  percent. 
tion shown in B, Figure 8. 
near  90 percent at the midload range. 
is shown in Figure 9. 
in  s e r i e s  with base-emitter feedback windings. 
ated, an  excessive double off" condition existed. Investigation showed that 
load current continued after the LIVC transis tors  turned off. 
three paths in the t ransis tor  circuits for  this load current. 
In the case of the 
The battery LIVC 
The circuit oper- 
The efficiency was 
The LI'VC was then operated with the circuit configura- 
The LIVC worked very well, with an efficiency 
The final configuration for  this LIVC 
It became necessary to place a smal l  value res i s tor  
When the LIVC was oper- 
11 
There  are 
One is the base- 
emitter junction of the transistor,  another is the res i s tor  ac ross  this junc- 
tion, and the other is the t ransformer w-inding ac ross  this junction. 
parently, the current  is not flowing through the base-emitter junction 
because the t ransis tor  is off at this time. 
has  a high enough value (8. 2 ohms) to limit the current  flow much more 
than i t  actually is limited; therefore, the current must be flowing through 
the transformer winding a c r o s s  the base-emitter junction. 
must present a very low impedance a t  this time for  this condition to exist, 
and careful analysis shows this to be the case. 
Ap- 
The res i s tor  ac ross  this junction 
This winding 
The probable explanation of what occurs is as follows: 
s is tor  Q1 (Figure 9 )  has  j u s t  turned off. 
feedback winding and load current is as indicated by the arrows. Transformer  
Assume that tran- 
The direction of the current  in the 
-1 2-  
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Figure 8. LIVC Using Load Current  for  Transistor Drive 
-1 3-  
NIA 
R 
Figure 9. Battery LIVC Circui t  
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voltage polarities a r e  for  conditions just before turnoff. 
saturated, the feedback voltage has  dropped to zero, and the voltage ac ross  
L1 has  reversed to maintain i t s  current  in the same direction. This  re- 
flects back to N1A of T1 as a very low impedance when a voltage of the 
proper  polarity is applied a c r o s s  N1A of T l .  
energy s tored in N1A and N3A of t ransformer T2 is of the proper polarity 
and the load current  will  continue flowing through the low impedance pre-  
sented by N1A of T1 until the energy in T2 is dissipated. Voltage developed 
ac ross  N1A of T1 a t  this time is in a direction to turn Q1 on again, but i t  is 
not large enough to do so. 
N1A and N1B of T1 to limit the current  and decrease the L / R  time constant 
of that portion of the circuit, and the "double off" condition disappeared. 
Choke L2 is 
The voltage developed by the 
A one-ohm res i s to r  was placed in s e r i e s  with 
b. 60-Watt LIVC - The initial design for  this LIVC is one used in a pre-  
vious contract (NAS-5-10148). This  circuit  is shown in Figure 10. 
method of current  sensing f o r  turnoff of the start ing oscillator w-as 
changed. 
the output. 
the power t ransis tor  base drive transformer.  
Figure 11. 
had a low efficiency, approximately 82 percent. 
in  the power t ransformer in the initial design. 
density of deltamax allowed use of a smal le r  core, thus reducing the volume 
of the circuit. It appeared that the low efficiency was  due to excessive co re  
loss, s o  a new transformer was wound and a supermalloy core used. When 
this t ransformer was used, the LIVC efficiency was over 90 percent. The 
final basic inverter  configuration is that shown in Figure 8B. 
was  improved about 0. 5 percent. 
the only improvement was elimination of the high current  winding in the 
t ransis tor  emit ter  circuit. The possibility of a "double on" o r  "half cycle 
unbalance" problem was a l so  minimized; however, these problems a r e  not 
significant in this circuit. 
The 
The original circuit sensed current  in a separate t ransformer in 
The modified circuit  senses  current  f rom an extra  winding on 
This  change is shown in 
The circuit  w a s  breadboarded and tested. The initial circuit  
A deltamax core  was used 
The high maximum flux 
The efficiency 
Other than the slight increase in efficiency, 
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Figure 11. R T G  LIVC with Current  Sensing in Drive Circuit 
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A starting circuit  using an  SCR was designed and incorporated into both 
inverter circuits.  
t ransis tor  of one side of the inverter  is shown. 
voltage for  maintaining the SCR off af ter  the inverter  has  s tar ted can be 
f rom a current  t ransformer  o r  voltage transformer.  Operation of the SCR 
start ing circuit  shown in Figure 12A is as follows: When power is applied 
to the inverter,  gating current  flows through r e s i s to r  R3 and gates the SCR. 
When the SCR turns  on, base current  flows in the t ransis tor  and turns  i t  on. 
The t ransis tor  will turn on hard through the normal  regenerative action of 
the inverter.  This  causes  the t ransis tor  to saturate;  this back-biases the 
SCR and turns  it off. Voltage is developed a c r o s s  the t ransformer winding 
and is applied to the gate in the proper polarity to keep the SCR turned off. 
An SCR is practical  in this application because of the availability of SCR's 
with extremely high current  gain. These can be maintained in  an off con- 
dition with negligible power drain f rom the inverter  when the inverter  is 
running. 
Figure 1 2  shows three basic start ing circuits. Only one 
The winding used to develop 
Figure 12B shows another version of an  SCR start ing circuit. 
f i r s t  circuit  used in the 60-watt LIVC. 
inverter  t ransis tor  is drawn through C1 when the SCR is gated. 
This  is the 
In this circuit, base current  for  the 
The re- 
sistor R1 has  a large value. 
enough to limit the SCR anode current  to a point below the SCR holding 
current  when C1 has charged. 
sure  turnoff of the SCR. F o r  some reason, the circuit  shown in Figure 12B 
would periodically "hang up"; that is, the SCR would turn on and s tay on and 
the inverter would not s tar t .  
The value of r e s i s to r  R1 has to be large 
The purpose of this configuration is to en- 
The circuit shown in Figure 12C is the one used in the 90-watt LIVC. 
circuit  is used because the power t ransformer output winding was used fo r  
the ''off'' maintaining voltage. This  voltage is relatively large, and power 
loss in maintaining the SCR off could be significant, but a much larger value 
of R4 can be used when the t ransis tor  is added. 
can be made to oscillate until the inverter  is free-running. 
This  
The circuit  in Figure 12C 
When the SCR 
-18- 
Figure 12. Inverter SCR Starting Circuits 
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turns  on, it turns on one side of the inverter.  
C2 and applies a turnoff voltage to the start ing circuit. 
of R4  and C2 is made large enough to allow C1 to discharge through R1. 
the inverter  does not s ta r t ,  C2 will discharge through R4, the "hold off" 
voltage wil l  drop to a low enough value, and the SCR will turn on again and 
t r y  to s t a r t  the inverter. 
s t a r t s  o r  the input voltage is removed. 
This develops a voltage on 
The time constant 
If 
This process  will continue until the inverter 
It may be possible to make the circuit in Figure 12B oscillate, but the value 
of R4  is limited to a relatively low value. 
a long enough time constant for  C1 to discharge, the value of C2 must be 
made much larger. 
will be too long and the 
inverter  first half cycle is completed. 
with the original start ing circuit and with an SCR start ing circuit. 
This means that in order  to get 
If the value of C2 is made much larger  its charge time 
1 1  hold off" voltage wil l  not be large enough before the 
Figure 1 3  shows the 60-watt LIVC 
One potential problem with this circuit is that the forward voltage of an 
SCR is relatively large, on the order  of 1 volt. 
in the battery LIVC a t  cold temperatures when the SCR forward voltage 
is higher, and the battery impedance may be higher. 
start ing circuit was  modified to be a self-oscillating type like the one used 
in  the battery LIVC. The inverter would always s t a r t  when power was 
applied; however, occasionally the inverter  would stop oscillating when the 
overload circuit was  checked and the output switching t ransis tor  turned off. 
Apparently, under certain conditions, the time of current  interruption before 
one of the overvoltage SCR's conducted was sufficient to cause the inverter  
to stop oscillating. 
self-oscillating start ing circuit  has  eliminated this problem. 
This  may create  problems 
The 60-watt LIVC 
Once i t  stopped i t  would not res ta r t .  Addition of the 
c. Computer Program - A computer program has been developed to 
determine optimum turns ra t ios  of the LIVC power t ransformers  f o r  the most 
efficient load sharing of the two LIVC's. 
100 percent efficiency, the problem of calculating these turns ra t ios  would be 
If the two LIVC's operated with 
-20- 
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Figure 13. RTG LIVC with Different Starting Circuits 
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quite simple; however, the LIVC's do not operate a t  100  percent efficiency 
and the losses  in each LIVC result  in voltage drops in the output which 
affects the load sharing of the two inverters.  The equivalent circuits,  
development of equations for  the computer programs, the computer pro- 
grams, and computer output f o r  a given set  of conditions a r e  shown in 
Appendix I. 
The equivalent circuit for  developing the program equations was kept a s  
simple a s  possible. 
programs. 
s i s tor  in each inverter section, 
much of the loss in each inverter  is caused by nonlinear devices such a s  
diode junctions and core losses. 
a t  one power level, and the total system losses  will not change significantly 
under these conditions. 
put, it would be necessary to develop a more exact circuit  model. 
program does not include the regulator circuit. 
regulator efficiency is 90 percent which resul ts  in 150 watts a t  the input 
of the regulator for  135  watts on the output. 
This was done to expedite initial development of the 
All of the losses  of each inverter a r e  represented by one re -  
This may not seem legitimate because 
However, a l l  the calculations were made 
If the program is modified to vary the power out- 
This 
It is assumed that the 
One of the problems with this program i s  that it is either necessary to know 
o r  assume the efficiencies of the two inverters .  In this case the efficiencies 
were measured on the existing breadboard. 
known o r  assumed a r e  the voltages and impedances of the power sources,  
and these parameters  a r e  usually known. 
Other parameters  that must be 
This computer program actually consists of two programs. 
program VIC was developed to determine the values of the resis tances  that 
represent the losses  in each inverter for given efficiencies. The program 
WOL was developed to calculate input cur ren ts  for  various turns ra t ios  in 
each inverter.  The program VIC was modified to include WOL by calling 
i t  in a s  a subprogram. The program is written s o  that any value of input 
power source voltages and impedance can be used. 
The initial 
As  the program now 
- 2 2 -  
stands, the final calculations and outputs are given for  a load of 150 watts. 
This can be changed easily by a slight modification in the program., 
Referring to the print-out shown on page 1-4 of Appendix I, 12, 13, EO, N1, 
P, and RO are the RTG current, battery current, output voltage, battery 
LIVC output t ransformer turns ratio, power output, and load resistance ( a t  
150 watts power output), respectively. I2 and I3 are in amperes  X10-2 and 
must be multiplied by 100 to get the cor rec t  value. 
and must be multiplied by 100 to get the cor rec t  value.. 
and must be multiplied by 1, 000 to get the cor rec t  value. 
EO is in volts X10-2 
P is in watts X10-3 
RO is in ohms. 
F o r  some unknown reason, the computer pr ints  out for  one more value of 
N 1  than is required, but i t  repeats  the information fo r  the previous value. 
It can be seen that for  any given value of N the RTG current  decreases  as 
the value of N 1  increases.  
will supply more  of the load current  as its output voltage goes up. It is 
somewhat surprising, however, t o  see  that the battery current a lso de- 
c reases  a s  N 1  is increased. This indicates the whole system operates more  
efficiently with higher voltage outputs f rom the battery LIVC. The print-out 
a lso shows that the RTG current  increases  and the battery current  decreases  
as the RTG LIVC output t ransformer turns  ra t io  is increased. 
would normally be expected. 
balance where the battery current  hits a minimum value. 
showed the same trends indicated by the computer when the turns ra t ios  
were actually varied slightly on both t ransformers .  
This is to be expected because the battery LIVC 
This  is what 
There does not s eem to  be a point of optimum 
The breadboard 
The only difference was 
that the RTG current  a t  maximum load stayed very close to 22 amperes.  
It may be that this program will not have any actual value in determining 
optimum operating points. It may be that the optimum parameters  occur 
a t  some impractical  value, 
because of component ratings and a physical limitation on the number of 
turns that can be put on the cores. 
There is a limitation on the output voltage 
The program does have moderate value 
-23- 
in  that turns ratios, output voltage, and power source currents  can be cal-  
culated for  any two se t s  of power sources. The voltages and impedance of 
the power sources  must be known, and the efficiencies of the inver te rs  
must be known o r  estimated. 
output level. 
The program can be modified for  any power 
d. Overvoltage Protection Circuit - A zener diode-controlled SCR 
overvoltage protection circuit  has  been considered for  this application. 
circuit  wil l  prevent dangerous unloading of the RTG and prevent excessive 
temperatures at  the RTG hot junctions if  the power conditioner is unloaded. 
Overvoltage is prevented by loading the LIV converter and RTG when the 
zener-controlled SCR's a r e  gated into conduction. The RTG charaaterist ic 
("Peltier Cooling") under load prevent excessive hot junction temperatures  
in  the RTG. 
been incorporated into the breadboard converter with automatic failure- 
sensing and automatic failure compensation under contract NAS-5-10148. 
It was also incorporated into the dual redundant converter for  the Nimbus B 
satellite application under contract NAS-5-10269. 
This 
This  circuit  was initially developed by NASAlGSFC and has 
An overvoltage circuit  of this type was connected to the output of the 60- 
watt LIVC and the load decreased to allow the RTG voltage to go up and 
initiate the overvoltage circuit. 
circuit was initiated. 
output, the RTG output voltage is reduced to near  zero. Essentially, this 
removes the normal  frequency-determining device f r o m  the circuit because 
this circuit is voltage-sensitive. During this condition, the frequency-deter- 
mining device is the power t ransis tor  current  drive transformer.  
original design the on pulse became very long, which resulted in a large 
The regulator was  able to 
handle this and maintain the D. C. output voltage to within the specifications; 
however, the ripple content of the output increased to over 200 millivolts 
peak-to-peak. One is to 
increase the value bf the capacitors on the input and output of the regulator, 
A problem w a s  encountered when this 
When one of the SCR's conducts and shorts  out the 
With the 
notch'' in the output voltage to the regulator. 1 1  
There a r e  severa l  ways to minimize this problem. 
-24- 
This  i s  undesirable because it  increases  the size and weight of the system, 
Another solution is to redpsign the current  t ransformer s o  that it will 
saturate faster when the overvoltage circuit  operates. 
The voltage on the pr imary  of the current  t ransformer (which w i l l  be the 
voltage that determines the saturation t ime)  is that which is seen on the 
secondary, divided by the turns ratio of the secondary to primary. 
turns  ratio is 1 O : l  and is determined by the most efficient drive fo r  the 
t ransis tors  being used. 
amperes  collector cur ren t )  is 0. 7 volt. 
as 0. 07 volt. 
core  is approximately 0. 5 millisecond. 
by using a core  with a smal le r  cross-sect ional  a rea ,  reducing the number 
of turns, o r  a combination of both. Reducing the number of pr imary  turns 
to 1 (two pr imary  turns a r e  being used now) will double the magnetizing 
current  (IM= 2Hc7). 
current  is l e s s  than 0. 1 ampere (assuming Hc=O. 01 oersted). 
This 
The base voltage at  6 amperes  base current  (60 
This  voltage reflects to the pr imary  
With this voltage on the primary, the saturation time of the 
It is possible to decrease this time 
This  should be insignificant because the magnetizing 
Another solution to the problem is to use a modified circuit for the over- 
voltage protection. The schematic for  this circuit  is shown in Figure 14. 
This  circuit works the same a s  the previous circuit  except that when one 
of the SCR's switches on, current  is drawn only for  the portion of time 
required to charge the capacitor. 
the charging current  will drop below the holding current  of the SCR and SCR 
will turn off. The capacitor can be sized to get the desired voltage limiting 
with shorter  low-voltage pulses, 
When the capacitor nears  f u l l  charge 
A more simple approach is shown in Figure 15. 
u r e  15  that the circuit  still uses  SCR's as the switching elements and a capac- 
i to r  in s e r i e s  with the SCR to limit the "on time'' of each SCR. 
RTG LIVC secondary voltage exceeds the zener breakdown voltage, one SCR 
is gated, The SCR stays on and draws current  until the capacitor is charged 
o r  the voltage reverses :  the other SCR turns  on and charges the capacitor 
It can be seen f rom Fig- 
When the 
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Figure 15. Overvoltage Protection Circuit 
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in  the opposite direction. The capacitor is sized s o  that, together with the 
input resistance,  the R C  time constant l imits the SCR ''on time" to a mini- 
mum value, thereby preventing t ransformer core saturation and minimizing 
output ripple during overvoltage condition. 
to  this circuit. A t ransis tor  
was added to the SCR gate circuits to ensure firing when the inverter  output 
voltage w a s  close to the zener breakdown voltage. The variation in gate 
breakdown voltage and gate current  required to f i re  is such that the RTG 
voltage limiting could vary considerably with temperature. 
r e s i s to r  in s e r i e s  with the zener were lowered in value o r  removed, the 
variation due to changes in gate current  required to f i r e  would be minimized. 
However, this resistance value must be kept large enough to limit the gate 
current  to prevent gate burnout. 
spikes before the SCR turns on and these high voltage spikes could produce 
destructive gate currents  if the res i s tor  value was too low. 
r e s i s to r  and zener diode in the circuit, the RTG voltage w a s  limited to 
about 4. 8 volts. Use of the same zener diode with the t ransis tor  resulted 
in  RTG voltage limiting to about 4 volts. 
shown in Figure 17. 
i to r  f rom the gate to cathode of each SCR. 
firing of the SCR's and these capacitors eliminate this problem, 
capacitor was added f rom ground to the base of QlO to a s su re  the over- 
voltage circuit SCR turns on when the simulated RTG voltage is applied to 
the RTG LIVC. Turnon of the regulator is delayed for  3 seconds (because 
of the 3-second delay circuit  when overload occurs),  and the only significant 
load on the RTG LIVC is the overvoltage circuit  and the charging load of the 
f i l ter  capacitor at  the input of the regulator. 
will turn on, charge the f i l ter  capacitor, and then turn off. The overvoltage 
SCR's do not turn on. Addition of the capacitor causes  the overvoltage c i r -  
cuit to operate and keep the RTG LIVC operating until the regulator circuit 
turns  on. 
Several  modifications were made 
The f i r s t  modification is shown in Figure 16. 
If the 1 000-ohm 
It is possible to get fairly high voltage 
With just the 
Fur ther  circuit modifications a r e  
One of the changes was to add a .  Ol-uf bypass capac- 
There was  some intermittent 
A . Ol-uf 
At  initial turnon, the RTG LIVC 
- 2 8 -  
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A res i s tor  was connected from the junction of R46 and CR14 to the inverter 
D.C. output. This res i s tor  provides a bias on the zener circuit in the over- 
voltage circuit and a method for calibrating the voltage at which the RTG is 
limited. 
appears more practical. 
circuit was more stable with the new modification and with the t ransis tor  
removed. 
c u i t  is shown in Figure 18. 
A potentiometer could be used here, but using a selected res i s tor  
Further  investigation showed that the overvoltage 
The final circuit configuration for the overvoltage protection cir- 
e. Pulse Width-Modulation (PWM) Voltage Regulator - The combined 
output power from the two potential sources of energy, either directly f rom 
the RTG through the 60-watt LIVC or  f rom the silver-zinc battery through 
the 90-watt LIVC, will be applied to a PWM voltage regulator. The pulse 
width-modulation voltage regulator will be very s imilar  to that delivered to 
NASAlGSFC under contract NAS-5-10148, in that the previous regulator 
a lso operated from a summation of more than one LIVC output. 
matic for  the initial design of the voltage regulator is shown in Figure 19. 
There is one major and important difference in this design. The previous 
designs accomplished variable pulse widths by D. C. -modulating the saw- 
tooth wave derived from a unijunction relaxation oscillator, 
regulator a unijunction oscillator is used to initiate a monostable multivi- 
brator. 
by an RC network in the base circuit of the normally on transistor. 
circuit the pulse width of the multivibrator is varied by the output of a 
differential amplifier. 
output voltage. 
oscillator and the on (or  off) time is determined by the pulse width from the 
monostable multivibrator. 
operated at a very high gain. 
the system gain, was able to maintain the output voltage at 28 volts f . 02 
percent. 
7 KHz to 1 4  KHz with no change in the output. 
be adjusted to operate at a lower gain to simplify temperature compensation. 
The sche- 
In the present 
The pulse width of a monostable multivibrator is usually governed 
In this 
The differential amplifier senses  variations in the 
The frequency of the pulses is determined by the unijunction 
This circuit has  excellent stability and can be 
The original circuit, with no attempt to adjust 
The frequency of the unijunction oscillator could be changed from 
The circuit will probably 
-31- 
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N o  effort has  been made to determine the amount of temperature compensa- 
tion that will be needed. A zener diode is connected a c r o s s  the line switch- 
ing t ransis tor  to supply voltage to the regulator on s tar t .  The breakdown 
voltage of this zener diode is such that i t  w i l l  not conduct when the output 
voltage comes up to 28 volts. 
diode to limit the current  and power dissipation under overload conditions. 
A r e s i s to r  i s  placed in s e r i e s  with this 
In an effort to improve the efficiency of the regulator the line switch was 
changed to a Darlington configuration. 
The efficiency of the regulator was about 91 percent a t  this time. 
modification was a l so  in this portion of the circuit. 
This  improved the efficiency slightly. 
The next 
This  modification consisted of addition of a current  t ransformer fo r  obtain- 
ing drive for  the output switching transistors.  
ra te ly  in Figure 20, The current  drive fo r  t rans is tors  Q 4  and Q5 (Figure 20)  
is obtained f rom the secondary windings of the current  t ransformer and these 
secondary cur ren ts  a r e  proportional to the load current.  The current  t rans-  
former  core  is rese t  by the free-wheeling current  flowing through the free-  
wheeling diode CR2 when the power switching t ransis tor  turns off. 
secondary impedances for  the t ransformer polarity during rese t  resul t  in a 
high voltage reflected on the pr imary  and a very short  rese t  time. 
circuit  resul ts  in f a s t e r  switching and about a 2 percent increase in efficiency 
a t  maximum load. 
grea te r  because the fixed losses  in the output switching circuits are less. 
This  circuit  is shown sepa- 
The high 
This  
The increase in efficiency at  lower loads should be 
The zener diode and r e s i s to r  network used for  supplying voltage to the 
regulator f o r  start ing was eliminated by supplying an  auxiliary power source 
from the RTG LIVC power output transformer.  
source is never g rea t e r  than about 23  volts and does not supply power during 
normal  operation. 
through a diode. 
source from the output during overload conditions or  any other time that 
the 28 volts is not present on the output. 
cuit is shown in Figure 18. 
The voltage f rom this 
The normal  power fo r  the regulator is f rom the 28 volts 
The purpose of the diode is to isolate the auxiliary power 
The final configuration of this c i r -  
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f .  Current  Limiter - The initial method considered for  current  limiting 
or  overload protection was to use a magnetic amplifier in the output. One 
winding of the mag-amp transformer would be connected in s e r i e s  with the 
output. When the D. C. current  through this winding reached a cer ta in  value 
the t ransformer core  would saturate, decreasing the high A. C. impedance 
in other windings of the mag. amp. ,  and allowing an A. C. signal to p a s s  and 
be used to turn off the output regulator. After fur ther  consideration i t  was 
felt that a more simple approach would be to use a current  t ransformer to 
sense current  in the battery LIVC. 
Using a winding on the LIVC current  drive t ransformer to provide the over- 
load signal is by far the simplest  approach for  overload current  sensing. 
However, the voltage change on this winding depends on the voltage change 
in the loaded secondary (base drive circuit). 
winding increases,  the current  in the base drive circuit  increases.  
voltage change in the base drive follows the forward voltage character is t ics  
of the base to emit ter  junction of the transistor.  
istics is shown in Figure 21. 
can occur in current  with very little change in the voltage, 
quire a very sensitive and accurate  sensing circuit for  the overload sensing, 
The change of voltage with current  could be increased by putting a smal l  
res i s tor  in s e r i e s  with the t ransis tor  bases. 
the system because of the added losses  in  the res i s tors .  
As  the current  i n  the pr imary  
The 
A curve of these character-  
The figure indicates that a considerable change 
This  would re- 
This  reduces the efficiency of 
The first breadboard cur ren t  l imiter design is shown in Figure 22. 
portion of the circuit within the dotted line is the overload circuit. 
circuit outside the dotted lines is the drive and s e r i e s  line switching portion 
of the output regulator. 
The 
The 
Theory of operation of the overload circuit is as follows: A measure of the 
base voltage of the battery LIVC is obtained f rom the base t ransformer in 
this inverter. This  voltage is proportional to load current. 
age gets  high enough the zener  breaks down and applies a signal to t ransis-  
When this volt- 
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tor Q1. The potentiometer is used for  fine adjustment of the set  point f o r  
maximum overload current.  When t ransis tor  Q1 turns on, SCRl is gated 
and turns on t ransis tor  Q2. Trans is tor  Q2 turns on the t ransis tor  in the 
regulator that turns off the main s e r i e s  switching t ransis tor  in the output 
line. 
when the 28 VDC decreases.  
will not drop completely to zero  unless the overload is a short  circuit. 
this voltage does not drop to zero, the SCR may not turn off because the 
current  through the SCR may not fall below the minimum holding current  of 
the SCR. A capacitor is placed a c r o s s  the SCR to provide a low-impedance 
source for turnon of the SCR. If this low-impedance source is not present, 
the SCR acts like a linear amplifier when very sma l l  gate signals a r e  pres -  
ent. 
noise o r  spikes f rom the inverter base transformers.  
a c r o s s  the SCR, the SCR responds to these spikes a s  a linear amplifier and 
turns on and off. 
point. A f i l ter  on the input to Q1 would a l so  eliminate this problem; how- 
ever,  i t  c rea tes  another. The f i l ter  capacitor delays the overload signal 
and an abrupt overload could burn out the line switching t ransis tor  before 
A zener is connected in s e r i e s  with SCRl to ensure turnoff of the SCR 
This  voltage is obtained from the output and 
If 
The condition of very smal l  gate signals does exist in  the fo rm of 
Without the capacitor 
This  resul ts  in e r r a t i c  switching near  the overload turnoff 
turn off" occur s , 1 1  
When the overload point is reached (approximately 95 amperes  battery cur-  
rent), the main switching t ransis tor  turns off. When this t ransis tor  turns  
off, the battery LIVC turns off because of loss of sufficient inverter  tran- 
s i s tor  drive current. The RTG LIVC will  remain on because there is still 
some load current  being drawn through the zener - res i s tor  network around 
the main switching transistor.  
about 3 VDC, and the output current  drops f r o m  about 6 amperes  to about 
0. 5 ampere. A s  the overload is increased, the output voltage will  decrease 
to ze ro  and the current  will  increase to about 1 ampere.  
is t ics  a r e  shown in Figure 23. 
The output voltage drops f rom 28 VDC to 
These character-  
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T o  prevent the system f r o m  attempting to turn on immediately because the 
main load source (the battery LIVC) has turned off and the overload signal 
source is removed, an  overload rese t  circuit has been incorporated. The 
overload rese t  circuit consists of a transistor in se r i e s  with the emi t te rs  of 
the voltage regulator differential detector (see Figure 24). 
receives its drive from the output voltage through a 4. ?'-volt zener. 
an  overload occurs, the output voltage drops below 4. 7 volts, this t ransis tor  
is turned off, the differential detector is removed f rom the circuit, and the 
main switching t ransis tor  will not turn on. 
point where the output exceeds 4. 7 volts, the t ransis tor  turns on and the 
regulator becomes operational. The main switching transistor will turn on, 
the load current  w i l l  increase sufficiently to sustain operation of the battery 
LIVC, and the system w i l l  start operating with 28 volts output. 
current  will be about 5 amperes  and the battery current  will be about 85 
amperes.  The battery current  at maximum specified load is about 70 
amperes,  so  the 85 amperes  will be an  overload condition, but not a danger- 
ous one. This  overload circuit is somewhat complex, but i t  is necessarily 
so  because of the peculiar, abrupt changes of input power sources  during 
overload conditions. 
This transistor 
When 
If the overload is reduced to a 
The load 
One change was made in this current l imiter circuit. 
a 23-volt zener diode was connected in series with the SCR in the current-  
limiting o r  overload detecting circuit. 
would turn off when the output voltage dropped under overload conditions. 
It w a s  necessary to connect a capacitor ac ross  the SCR to provide a low- 
impedance source to ensure fast and hard turnon of the SCR when an  over- 
load w a s  sensed., In the modified circuit, SCR turnoff is accomplished by 
connecting the SCR to the voltage overload reset  t ransis tor  collector. 
transistor turns off when an overload is sensed. 
the zener diode in the SCR anode circuit and the capacitor ac ross  the SCR. 
A small  capacitor was connected from the gate to anode of the SCR to bypass 
gating signals f rom pickup o r  system noise, 
In the original circuit 
This  was to ensure that the SCR 
This  
This  connection eliminates 
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It became necessary to make some major  modifications in the overload 
protection circuit. 
at a lower RTG voltage i t  was found that the transients created affected the 
stability of the overload protection circuit. 
right a t  the cutoff point and w a s  a lso unstable when the load was reduced to 
a point below the overload condition, and the system tried to turn on again. 
The overvoltage circuit always operates during overload conditions because 
there is insufficient RTG current at this time to hold the RTG voltage down 
to its maximum allowable voltage. 
When the overvoltage circuit w a s  modified and operated 
The switching was unstable 
The overload protection circuit consists of two separate circuits, the over- 
load sensing and " turnoff" circuit and the overload removal sensing circuit. 
They a r e  shown in Figures  25 and 26, respectively. 
(Figure 25)  and t ransis tor  Q1 is turned on, 
the base of Q5 through a 4, 700-ohm res i s tor  to ground. 
power output switching t ransis tor  off, 
turns off, the 28-volt output drops to ze ro  and t ransis tor  Q2 turns off. 
turns the SCR off and a s su res  turnoff of Q5. In the original circuit, tran- 
s is tor  Q5 was turning on intermittently during overload conditions because 
of transients appearing on the B+ for this circuit. 
transistor Q5 and the power output t ransis tor  will s tay off until the overload 
removal sensing circuit turns them on. 
The overload is sensed 
The S C R l  is gated and clamps 
This turns the, 
When the power output t ransis tor  
This  
With the new circuits, 
When the output voltage drops and transistor Q 2  turns,off, the unijunction 
relaxation oscillator shown in Figure 26 begins oscillating. 
period is approximately 3 seconds. 
t ransis tor  Q2 turns on and the regulator operates. 
present it is sensed immediately and the system is again turned off and 
waits 3 seconds for another pulse. 
system will go back to normal  operation, 
poses. 
i t  turns the SCR off, it discharges the timing capacitor in the relaxation 
oscillator circuit to a s su re  fairly accurate timing periods, and it prevents 
t imer  oscillation during normal operating conditions. 
The oscillating 
Every time the oscillator pulses, 
If the overload is sti l l  
If the overload has  been removed, the 
Trans is tor  Q 2  serves  four pur- 
It protects against intermittent switching during overload conditions, 
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It  can be seen that the overload sensing circuit was simplified by removal 
of several  components. The overload removal sensing circuit is more 
complex; however, the components R 1  and CR1 (Figure 26)  were physically 
large, high wattage components that dissipated considerable heat during 
overload conditions. 
weight) f o r  components that may seldom, if ever, be used. 
This required a good heat sink (more volume and 
One other modification has  been made in the overload protection circuit. 
Current  sensing was originally accomplished f rom a winding on the battery 
LIVC base transformer.  It was decided that accurate sensing could not be 
accomplished f rom this source. 
reflected in the sensing windings is proportional to base-emitter junction 
voltages of the inverter  power transistors.  
have been discussed in detail previously. 
resulted in considerable variation in the overload cutoff point f rom one day 
to the next and sometimes from one run to the next. 
was designed and inserted in the output of the battery LIVC. A winding on 
this transformer is used to supply the voltage for  overload sensing. This 
t ransformer measures  the battery LIVC load current directly and resul ts  
in stable operation of the overload sensing circuit. 
The reason for  this is because the voltage 
The problems created by this 
Using this source for sensing 
A current t ransformer 
An attempt was  made to use the current  drive t ransformer in the output of 
the regulator a s  a source f o r  overload sensing; however, this was unsuc- 
cessful. 
was again proportional to base-emitter junction voltages. 
portion of the cycle the load sensing impedance would limit the r e se t  voltage 
and the rese t  t imes would be too long,, 
In this case,  the voltage developed for  one portion of the cycle 
For  the other 
This circuit was calibrated to turn off the output regulator a t  a battery 
current level of 100  amperes .  
watt load on the output. 
1. 35 volts (the degraded ce l l  sensing point), the battery current reached 
1 0 0  amperes  and the overload circuit  operated and turned the output regulator 
A degraded cel l  was simulated with a 135- 
When the simulated battery voltage was reduced to 
-46-  
off. 
amperes,  because the battery current  will exceed that value when the battery 
reaches the degraded point and is being discharged through the discharge 
t ransis tors  (the above test was conducted with the simulated battery connec- 
ted directly to the input of the battery LIVC). This  may create  somewhat of 
a problem because the power t rans is tors  being used in the battery discharge 
circuit and LIVC are rated at  50 amperes .  
in both s ides  of the inverter and in the discharge circuit. 
s i s to r s  will probably be a l l  right because they operate at 50 percent duty 
cycle: however, the discharge t rans is tors  do not. One salvation may be 
that when the battery degrades it may degrade rapidly and the excess  current  
may appear for  a very short  period of time. 
degrade the t ransis tors ,  it will become necessary to change the power 
t ransis tor  portion of the discharge circuit  and use three t rans is tors  in 
parallel. 
improved because of lower saturation voltage in the discharge circuit. 
It appears  that the overload set  point will have to be larger  than 1 0 0  
Two of these a r e  used in parallel  
The inverter  tran- 
If this time is long enough to 
One advantage in doing this is that the overall  efficiency will be 
g, Bat tery Charger - The battery charger  for  this system has some 
special requirements. 
to a 1. 98-volt level and not exceed a 2. O-volt level. 
voltage is allowed to exceed 2 volts for  a significant portion of time, the 
battery will s t a r t  gassing, build up internal pressures ,  and explode. At 
first i t  appeared that this may require an extremely sensitive sensing and 
control circuit: however, subsequent testing showed that once the battery 
is fully charged the terminal voltage r i s e s  above 2 volts in a few seconds, 
and even if  the voltage is allowed to r i s e  slightly above the 2-volt level 
before turnoff time, the time the battery voltage is above that level is not 
long enough to create  a dangerous gassing condition, 
I t  must charge the bat ter ies  at a 5-ampere rate up 
If the battery charging 
In the interest  of efficiency i t  was  decided to use a pulse width-modulated 
type regulator for  the battery charger.  
sidered initially for  current  sensing: however, this approach was discarded 
in favor of a new and unique current  sensing system designed specifically 
A magnetic amplifier was  con- 
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for  this application. 
battery charger  is described below. 
shown in Figure 2 7  and the schematic in Figure 28. 
The theory of operation of the initial design of the 
A block diagram of the system is 
The regulator transistor,  Q1 , is controlled through a current  amplifier, 
f rom a flip-flop which is set  by a pulse f rom a unijunction oscillator and 
cleared by a pulse f rom a second unijunction oscillator. The unijunction 
t imers  a r e  synchronized to s t a r t  simultaneously, but the turnoff timer, 
controlled indirectly by the charge current,  t imes out sooner than the turn- 
on timer. 
A ce l l  voltage threshold detector monitors the cel l  voltage and when fu l l  
charge is reached, a disable signal is applied to the turnon timer. This 
resu l t s  in complete stoppage of charge current.  A reset  signal is applied 
to the cell  voltage sensor  for  the RTG voltage sensor  when high current  is 
demanded f rom the system. 
(25  to 45 watts)  drain conditions. 
The turnon timer is enabled during low power 
The method for  sensing the load (charging) current is believed to be unique 
and an invention disclosure has been turned over to the patent department. 
The load current sensor  operates by sampling the current  sustained by 
inductor L2 through the freewheeling leg of the circuit  for a short  period of 
time after Q1 turns off. 
which permits  the load current  to flow through the pulse transformer,  T1, 
pr imary  winding. 
number of turns) and the resistance R s  a r e  chosen so that the combined 
volt drop ac ross  the pulse transformer,  T1, primary, and the turned-on 
transistor,  Q2, is less  than the forward volt drop ac ross  the silicon diode, 
CR1. 
diode CR1 during the sample time. 
load current flows through diode CR1 until t ransis tor  Q1 turns on again. 
(See Figure 29, Timing Chain Diagram. ) 
The current  is sampled by turning on t ransis tor  Q2, 
The t ransformer turns  N1 and N 2  (pr imary and secondary 
A s  a result, an insignificant portion of the load current flows through 
When t ransis tor  Q2 is turned off, the 
While the load current  flows 
through N1 of T1, a voltage is developed ac ross  R s  of the value V R s  = 
N1 (m R s )  'LOAD 
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Figure 29.  Battery Charger - Timing Chain Diagram 
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Some advantages of this current-sensing circuit over most conventional 
methods are:  
1) It consumes no additional power from the load circuit. 
2) N o  s e r i e s  dropping device is required between the load and common 
ground. 
3 )  The sensor  can be very small, even for  very large currents,  since 
i t  only operates for short  portions of the duty cycle. 
4) The voltage ac ross  Rs, which is proportional to the load current,  
can easily be made to match the voltage levels of the threshold de- 
t e c ting circuitry. 
5 )  No. D. C. amplifier is required to get the sensed current  to a 
convenient voltage signal level. 
Another change was a modification in the regular portion of the battery 
charger.  The t ransis tor  Q43, Figure 30, was  originally connected in the 
emit ter  follower configuration. 
because it presents a variable impedance to the drive circuit if the collector 
current  varies. In this case the collector current  is the sawtooth current 
of the unijunction oscillator. 
to the drive circuit and crea tes  some instability when the regulator is oper- 
ating a t  the maximum on time" o r  maximum "off time" points. The circuit 
was changed to the common emitter configuration to eliminate the unstable 
conditions. 
oscillator c i rcui ts  were changed to increase the operating frequency of the 
regulator. 
This  type configuration creates  a problem 
This sawtooth waveform is reflected back 
I' 
Some of the resistance and capacitance values in the unijunction 
This resulted in better current regulation. 
Another problem encountered was that when a degraded cel l  was sensed 
during the discharge mode, the regulator would go out of control momen- 
tari ly when the system switched to a charge mode af ter  the peak load was 
removed. This  was  caused by the new battery being simulated by a short  
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circuit and the current sensing circuit not reacting enough to limit the 
initial charging current.  This current surge would pu l l  the simulated RTG 
voltage down very low, resulting in a loss in regulation of the 28-volt out- 
put, and the system would go out of control. 
off completely and the system waited three seconds before the output regula- 
tor  turned on again. 
conditions. This problem was solved by connecting a biasing network f r o m  
pin 3 of number one nand gate (see Figure 30) to capacitor C in the emit ter  
of Q46 in the current-sensing circuit. 
on C16 when the system is in the discharge mode. 
to the charge mode, the charge on capacitor C16 is higher than normal. 
This  creates  a maximum off, o r  lower charging current,  condition in the 
regulator. The charge on capacitor C16 will decrease and the charge cur -  
rent will increase to 5 amperes.  
system to slow the transition f rom the low charge ra te  to the normal charge 
rate.  
The output regulator turned 
This would reset  the logic system back to the initial 
This  bias network provides a voltage 
When the system switches 
A delay was incorporated into the bias 
The clamping network consisting of res i s tor  R67 and diode CR38 is now re -  
turned to the charging capacitor C15 instead of the top side of the calibrating 
potentiometer R71. 
value of res i s tor  R67 was lowered for the same reason. 
This was done to improve the clamping action. The 
An effort to improve the efficiency of the battery charger  was mzde by using 
an augmented or Darlington circuit  in the line switch. 
efficiency at medium and high input voltage levels but showed no improve- 
ment at  the low input voltage levels. Another problem with this circuit  is 
that if the drive t ransis tor  switches on very much fas te r  than the power 
t ransis tor  i t  will t r y  to supply a l l  of the load current  and burn out. F o r  
this reason this approach was discarded. 
This improved the 
The next modifications made in the battery charger  circuit can be seen in 
the schematic, Figure 30. 
modified. 
The power input to the battery charger  has been 
A diode-connected t ransis tor  is used to isolate the power input 
- 54- 
f rom the R T G  LIVC, and the input fi l ter  choke was removed. 
necessary to isolate the input filter capacitor f rom the LIVC and prevent 
high-current surges  in the LIVC power t ransis tors  when the overvoltage 
circuit operates. The input capacitor could be removed and a choke input 
type fi l ter  used. The choke ac t s  a s  a buffer and may eliminate the need for  
a diode; however, when the overvoltage circuit  operates with this choke in 
The diode is 
the system, the charging system will oscillate a t  a low frequency rate  and 
the battery charging ra te  varies. 
use a diode to isolate the input and not using the choke. 
weight and volume. The value of the input capacitor was lowered. 
some reason, a certain amount of instability occurs if  the value of this 
capacitor is too large. 
The best  combination appears  to be to 
This  a l so  saves on 
For  
A new method of current-sensing was developed for  the battery charger.  
This method uses  a t ransformer in the charging line similar, to the one 
used in the output line of the 28-volt output regulator. 
connected into the system in the same manner. 
the t ransformer is half wave rectified. The voltage developed in the sec- 
ondary f rom the forward charge current  in the pr imary  is fi l tered and fed 
to the input of regulator. There  is no output load on the secondary for  the 
voltage developed f rom the freewheeling current.  
rapid and rese t  action of the core  of the sensing transformer.  
of current sensing seems to be just a s  effective and is much more simple 
than the original method. 
associated c omp onent s, 
The t ransformer is 
The secondary output of 
This  resul ts  in a very 
This  method 
This method uses  four less t ransis tors  and 
Fur ther  testing of the battery charger  resulted in severa l  more modifications 
in the circuit. 
turnoff unijunction oscillator circuit. 
off when the turnon unijunction oscillator capacitor was  charging. The 
clamping action was accomplished by using a resistor-diode combination 
connected f rom the charging network in the turnoff oscillator to the collec- 
tor  of Q41 (Figure 31). If the r e s i s to r  value is too smal l  the flip-flop will 
One of the modifications was in the clamping circuit  of the 
This  oscillator was originally clamped 
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not work. This  is 
because the res i s tor  in the clamping network is part of a voltage-dividing 
network consisting of this res i s tor  and the potentiometer and res i s tor  in 
the oscillator RC network. 
to the voltage that can appear ac ross  the clamping res i s tor  during clamping 
action. 
This  approach does not provide good clamping action. 
The capacitor in the oscillator will charge up 
This  means that the voltage on the capacitor at  the s ta r t  of the off 
time will vary with the length of the on time. 
control of the 5-ampere charge rate  and i t  limits the control range, 
problem was eliminated by using a transistor (Q30, Figure 31)  to do the 
clamping action. Use of this type clamping circuit improved regulation 
and stability of the charger. 
This  affects the accuracy of 
This  
A different type delay circuit w a s  designed f o r  delay of charge af ter  initial 
turnon and af ter  the peak load cycle. 
because the original delay circuit was not compatible with the new current  
sensing circuit. The delay is accomplished by turning on Q46 (Figure 31)  
and applying a voltage to the input of the charger  differential amplifier. 
This simulates a high charging current  and maintains a zero  charging 
current. 
delay time can be changed by changing the value of C26. 
Redesign of this circuit was necessary 
Trans is tor  Q46 will stay on until capacitor C 2 6  charges. The 
It was necessary to add a turnoff circuit to the output switch in the charger  
line. This transistor (Q13 in line 1 )  was originally left on at the end of the 
charging cycle, Charging turnoff was accomplished by turning off the pulse  
width-modulating t ransis tor  Q15. If the output transistor is not turned off, 
a discharge path for  the battery occurs through the collector to base junction 
(see Q13), through a 1 O-ohm resis tor ,  and through the drive t ransis tor  
(see Q9). The turnoff circuit t ransis tor  Q29 is turned and turns off the out- 
put drive transistor. Transis tor  Q9 obtains its turnon signal f rom the max- 
imum charge voltage sensing circuit. 
-57- 
h. Bat tery Sequencing Circuitry - The battery sequencing circuit  con- 
sists of the subassemblies listed below: 
v 
1. 
2. 
3. 
4. 
5. 
6. 
RTG-Voltage Sensing - This  circuit  senses  when the peak load is 
applied to the system. 
ables the charge control and enables battery discharge control. 
When a peak load is sensed, the circuit  dis- 
High-Voltage Sensing Circuit - This  circuit  senses  when the battery 
ce l l  is fully charged and then disables the charging operation. 
Low-Voltage Sensing - This  circuit  senses  when a loaded bat tery 
cell is degraded and, subsequently, causes  the degraded cell to be 
switched out and a new cel l  selected and activated. 
Sequencing Circuit - Upon initiation of the power supply, this c i r -  
cuit selects silver-zinc battery ce l l  No. 1 and connects it into the 
circuit  by sold-state switching. Thereafter,  cell No. 1 will remain 
connected until the low-voltage sensing circuit applies a signal to 
the sequencing circuit  to activate and select  a new cel l  and connect 
i t  into the circuit, while the previously used cell is removed by 
solid-state switching. 
cell, (1, 2, 3 and 4) and sequentially removes the degraded cell as 
indicated. 
This  circuit  sequentially selects  a new battery 
Activation Circuits - This  c i rcui t ry  controls electrolyte activation 
of the newly selected battery. Design of this c i rcui t ry  has  not been 
completed because additional information is required on activation 
requirements for  the particular silver-zinc battery specified for  use.  
Charge and Discharge Control - This  circuit  controls the charge and 
discharge current  of the selected battery cell. 
the logic and sequencing circui ts  is i l lustrated in Figures  32, 33, and 
34. 
The first design of 
A discussion of the subassemblies of this design effort follows: 
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Figure 32,  Battery Cell  Sequencing, Block Diagram, 
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1. RTG-Voltage Sensing (Figure 33)  - This circuit, which senses  when 
the peak load is applied to the system, consists of a Schmitt tr igger 
which switches when the RTG voltage drops severa l  tenths of a volt 
below its "nonpeak load" level, due to increased loading. 
Schmitt tr igger output i s  converted to a logic level signal which dis- 
ables the charge control circuits, enables the discharge control, and 
inhibits selection of a new cel l  (when a ce l l  becomes degraded) during 
peak load time. 
The 
2. High-Voltage Sensing Circuit - This circuit, which senses  when the 
battery cell  is fully charged, has been incorporated in the battery 
charger  circuit. 
3. Low-Voltage Sensing Circuit - This circuit, which senses  when a 
loaded battery cel l  is degraded, consists of a differential detector 
and a logic circuit which advances a flip-flop counter when a battery 
cel l  is degraded. The voltage is sensed on the collectors of the dis- 
charge control t rans is tors  which a r e  common fo r  a l l  four cells, 
4. Sequencing Circuit - This circuit controls selection and activation 
of each battery cel l  in sequence. 
manual command and each succeeding cel l  is selected upon sensing. 
When the cell  in use becomes degraded (during the peak load time), 
a flip-flop counter is advanced (see  Figure 34). 
peak load time, information in the counter is t ransferred to another 
s e t  of flip-flops enabling the next battery activation circuit, and the 
charge and discharge controls of the next battery. 
The first cel l  is selected by a 
At the end of the 
The first modification made in this design w a s  made in the battery discharge 
switching circuit  and is shown in Figure 35A. The original circuit is shown 
in Figure 35B. 
load was put on the output, the battery discharge t ransis tor  would not tu rn  
on completely. 
When the complete system was first hooked up and a heavy 
The system would "hang up'' in this condition because the 
-62 -  
Figure 35. Battery Discharge Switching Circuit 
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battery LIVC would not take over the load, the RTG output voltage would 
stay at a low value, the normal 7.3-VDC supply would be at  a much lower 
value, and sufficient drive for the discharge circuit  would never be attained. 
This problem was eliminated by obtaining the initial drive current  from the 
battery, as  shown in Figure 35B. 
is also more  efficient because the loss  ac ross  the 10 ohms connected to  
the battery is l e s s  than the power loss  ac ross  the 180 ohms connected to 
the 7.3-VDC. 
The configuration shown in Figure 35B 
The 12-VDC supply and 7.3-VDC supply for the logic and sequencing c i r -  
cuits were originally obtained through a series-type regulator. This, of 
course, is a very inefficient type of regulator. When this supply and the 
associated circui ts  were connected to the system when there  was a nominal 
load on the output, the RTG current  would increase about 7 amperes  (from 
8 to 15 amperes)  with no battery charging. It was obvious that a low-loss, 
regulated-type supply was necessary.  A separate pulse width-modulated 
regulated power supply was considered; however, this would add another 
complex subsystem to the overall  system. 
output a s  a supply for an inverter  with 12- and 6-volt outputs from the in- 
ver te r .  The supply would not need to be regulated because the source was 
very well regulated and load variations in the system were not great  enough 
to produce significant output variations due to voltage drops across  the in- 
ver te r  impedance. 
t e r  was not a self-oscillating type inverter  (see Figure 33). 
for the inverter  t rans is tors  is obtained from an output winding on the RTG 
LIVC. 
viously, the RTG current  increased about 1. 5 amperes .  
It was decided to  use the 28-VDC 
An inverter  was designed for  this purpose. This inver- 
The base drive 
With this supply connected under the same conditions a s  stated pre-  
Another problem encountered in this system was loss  of memory when a 
large load was put on the output. 
supply energy for the extra load, bu t  when the load was removed the charger 
would t ry  to charge the next battery. 
a degraded battery. 
The 90-watt LIVC would turn on and 
The system acted a s  i f  i t  had sensed 
Investigation showed that this was czused by a loss  of 
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memory in the system when the RTG voltage was pulled down to a very low 
value when the peak load was connected to the output. 
period of time (the time required for the battery LIVC to activate) when a l l  
voltages in the system a r e  very low, This  problem was corrected somewhat 
by isolating the logic and sequencing circuits power supply from the 28-VDC 
output with a diode, connecting a 150-uf capacitor to ground at that point, 
and connecting 150-uf capacitors ac ross  the 1 2 -  and 6-VCD outputs. The 
problem still exists when the battery LIVC is slow in turning on. 
There  is a short  
The next design change was a major  one. 
was changed from discrete components to integrated circuits. 
designed system is shown in Figure 31. 
circuit portions of the system a r e  shown in Figures  36 through 40. 
tive 1 logic language is used in these figures. 
of the logic consists of two quad-dual input nand gates and four J - K  flip- 
flops. 
a r e  shown in Table 1. 
Much of the sequencing circuit 
The re-  
Logic diagrams of the integrated 
Posi-  
The integrated circuit portion 
Truth tables fo r  the integrated circuits, as connected in the system, 
Figure 36 shows the condition of the outputs of the integrated circuits for  
the initial conditions and charge mode. 
determined by the battery charger  input logic. 
that all of the outputs of all the unused discharge circuits a r e  in the 1 o r  
on mode. This can be done because the batteries cannot discharge until 
they a r e  initiated, 
method of discharging a degraded battery af ter  it has  been switched f rom 
the system, 
to contribute to the load when the peak load is on and the new battery is 
providing the power for  the peak load; however, the degraded battery will 
discharge completely through the discharge t ransis tor ' s  drive circuit  (see 
Figure 31). Once the battery has  been degraded and the system has switched 
to a new battery, the degraded battery will always be clamped to ground 
through the drive circuit .  
Actual charge o r  no charge is 
It can be seen in Figure 36 
The reason for having this condition is to provide a 
The degraded battery voltage will probably not be high enough 
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TABLE 1. Truth Tables 
QUAD-DUAL INPUT NAND GATES 
INPUTS 
( 1 - 2 ,  4-5, 9-10, 1 2 - 1 3 )  
0 0  
1 0  
0 1  
1 1 
OUTPUTS 
( 3 ,  6, 8, 11) 
1 
1 
1 
0 
(Outputs  are  0 only i f  both inputs are 1) 
J - K  FLIP-FLOPS 
SET - RESET 
INPUTS OUTPUTS 
10 5 6 9 
0 1  1 0 
1 0  0 1 
CLOCK PULSE 
INPUTS OUTPUTS 
3 11 6 9 
From To F r o m T o  
0 1 1  0 0 1 
1 0 0  1 1 0 
- 7 1 -  
Figure 37 shows the condition of the outputs f o r  discharge turnon and steady 
state discharge mode. The input for  switching to this mode is a differential 
pulse that goes f r o m  1 to 0 to 1. 
D. C. output (see Figure 31). When peak load is applied, this output drops 
momentarily until the battery LIVC turns on. 
capacity-coupled to the input of the peak load-sensing circuit. It can be 
seen that a l l  of the circui ts  a r e  in a discharge mode; however, a s  explained 
previously, this should create  no problem. 
This signal is obtained from the 28-volt 
This voltage change is 
Figure 38 shows the condition of the outputs when the end of peak load is 
sensed and the system re turns  to the battery charging mode. 
for  switching to this mode is a differentiated pulse that goes f rom 0 to 1 to 
0. This signal is obtained from transis tor  QS, Figure 31. The signal f o r  
operating this t ransis tor  is obtained from the overload current sensing 
transformer.  
The input 
When peak load is removed, the battery LIVC wil l  turn off 
' because of insufficient drive. When the battery LIVC turns off, current  
in  the overload current  t ransformer drops to ze ro  and provides the signal 
for  switching to the charge mode. 
Figure 39 shows the logic outputs for  the discharge mode and degraded 
battery sensing. 
a t  this point. 
next battery. 
ing occurs only on the trailing edge of the clock pulse.. 
appears (pin 11 goes f rom 1 to 0) when the system switches back to the 
charge mode. 
1 and 2 switch. Battery number one can no longer go into a charge mode. 
When flip-flop number 2 is switched, battery number two is activated and 
s t a r t s  charging. 
necessary to delay s t a r t  of charging for  a smal l  period of time to allow the 
electrolyte to enter the battery, The battery wil l  probably look like a high 
impedance until the electrolyte is distributed, This high impedance would 
cause the charger  to turn on fully to t ry  to drive 5 amperes  into the battery, 
The output of pin 11 of the nand gate number 1 r i s e s  to 1 
This  is the beginning of the clock pulse for  switching to the 
The f i r s t  flip-flop will not switch a t  this point because switch- 
The trailing edge 
This is shown in Figure 40. At this time flip-flop numbers 
A problem may occur a t  this point. It wi l l  probably be 
-72- 
This  f u l l  turnon would present over 2 volts to the fully charged battery- 
sensing circuit, and the charger  would turn off. 
not rese t  until the battery goes into a discharge mode. 
then sense a degraded battery (the new battery that was not charged) and 
would switch to the next battery af ter  the peak load cycle had passed. 
would continue indefinitely and the system would be useless. 
cuit will be designed and incorporated into the system. 
The charging circuit  is 
The system would 
This  
A delay c i r -  
Transients  created by operation of the overvoltage circuit  caused consider- 
able intermittent switching in the logic switching circuitry. 
problems were caused by transients on the peak load-sensing and end of 
peak load-sensing input circuits. 
the RTG. 
end of peak load f rom other points. 
ea r l i e r  portion of this section. Other problems of intermittent switching 
were eliminated with use of fi l ter  and bypass capacitors in strategic por- 
tions of the circuit. These capacitors a r e  C10, C19, and C22 in the sche- 
matic, Figure 31. 
Most of these 
These inputs were  connected directly to 
Th i s  problem source was eliminated by sensing peak load and 
This  has  been explained in detail in an 
The degraded cell- sensing circuit was another source of problems with 
transients, This  circuit  is essentially a Schmitt Tr igger  circuit. The 
type of circuit used in the original design was not a good "snap action" 
circuit. If a simulated voltage decrease was made on the input to this c i r -  
cuit, the circuit would go into an  unstable condition at the switchover point. 
The unstable condition was  due partly to an oscillating condition and partly 
to amplification of transients at the switchover point. 
eliminated by modifying the circuit. 
Figure 31. 
switching. 
number one nand gate. 
the nominal load condition, 
SCR to an off condition after the discharge o r  peak load cycle. 
This  problem was 
Th i s  circuit is shown in the schematic, 
An SCR was inserted in the circuit  to obtain "snap action'' 
The voltage f o r  the SCR is supplied f rom pin number 3 of the 
P in  number 3 goes to 0 when the system returns  to 
This  per forms the function of commutating the 
- 73- 
The battery discharge switching circuit has been modified, This circuit is 
shown in the schematic, Figure 31. The power switching circuit has  been 
changed to a Darlington configuration. This  circuit  has  not been'tested; 
however, it is hoped that it wi l l  improve the efficiency of the discharge 
circuit. 
A self-oscillating inverter  w a s  designed for the logic power supply, shown 
in the schematic, Figure 31. The power for this inverter  is obtained from 
the 28-volt D. C. output. One problem encountered with this supply is that 
the 28-volt output drops momentarily when the peak load is applied, 
resu l t s  in a transient in the 11. 5 D. C. and 5.5 D. C. supplies. 
transient has  been minimized by using a 1, 800-uf capacitor (Capacitor C in 
the schematic) at  the input to  the inverter  and filtering and zenering the 
outputs. 
a negative voltage to  the modified degraded cell  sensing circuit. 
uf capacitor adds another ra ther  bulky component to the system; however, 
i t  is necessary to  prevent undue transients in the 11. 5-, 5. 5-, and 4. 6-volt 
supplies. 
appears to be the most practical  way of developing the logic voltages 
efficiently. 
and therefore absorb very l i t t le power. 
prevent circuit  burnout due to  positive going transients.  
This 
This  
A minus 4. 6-volt supply was added to the power supply to  provide 
The 1, 800- 
Using the regulated 28-volt output to  supply the inverter still 
The zeners  in the outputs a r e  biased at  very low current  values 
The main purpose for them is to 
An alternate approach is to accomplish the battery sequencing with squib 
switches (see Figures  41 and 42). Since squib switches will probably be 
required to activate the cel ls  a s  they a r e  selected, the entire sequencing 
logic could be achieved by adding extra contacts and higher current  contacts, 
Redundancy and high reliability would easi ly  be accomplished and power 
losses  minimized. 
In the circuit shown in Figures  41 and 42, the battery LIVC (LIVC No. 2 )  
is enabled directly f rom the RTG voltage sensor  during peak load time 
ra ther  than through power t ransis tors  between the battery cel ls  and the 
LIVC, as is done in the present discrete component system. 
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2, Reliability 
Reliability predictions have been prepared for three configurations of the 
LIVCR System: 
1 ) The single-channel system presently under development. 
2 )  A system employing majority voting by a triple redundant configura- 
tion of the converter, regulator, and sensing portions of the circuits. 
3 )  A system employing OR logic c i rcui t ry  which will allow the system to 
operate if one of triple redundant configurations (converter, regulator, 
and sensors )  is operating. 
Allocations were prepared f o r  both MIL-STD and high-reliability component 
usage and a l so  with and without considering the reliability of the R T G  source 
and the cell. In all cases,  the reliability estimate was made with the charge 
and discharge control circuits (and the cel l  activation circuits and cel l  where 
applicable) considered to be in the standby redundancy mode of operation. 
In the triple-redundant systems, a majority-vote logic circuit  and an OR 
logic circuit were included to process  signals f rom the sequencing circui ts  
in  selecting the cel l  activation circuits and the cel l  which a r e  to be opera- 
tional at a given time. 
With these considerations, es t imates  indicate the following three-year 
reliability f o r  the configurations considered: 
- Single-System 
- Source and cel l  excluded: 
Reliability using MIL-STD parts: R = 0. 012 
R = 0 . 7 3 3  Reliability using Hi-Re1 parts: 
- 7 7 -  
- Source and cel l  included 
Reliability using MIL-STD parts: 
Reliability using Hi-Re1 parts: 
R = 0. 011 
R = 0. 660 
- Triple-redundant system, majority-vote logic for cell  control and 
selection 
- Source and cell  excluded 
Reliability using MIL-STD parts: 
Reliability using Hi-Re1 parts: 
R = 0. 00045 
R = 0. 816 
- Source and ce l l  included 
Reliability using MIL-STD part's: 
Reliability using Hi-Re1 parts: 
R = 0. 0003 
R = 0. 724 
- Triple-redundant system, OR logic for  cel l  control and selection 
- Source and cel l  excluded 
Reliability using MIL-STD parts: 
Reliability using Hi-Re1 parts:  
R = 0. 2939 
R = 0. 9707 
- Source and ce l l  included 
Reliability using MIL-STD parts: 
Reliability using Hi-Re1 parts: 
R = 0. 2650 
R = 0. 9504 
In obtaining the reliability estimate fo r  the triple-redundant system employ- 
ing OR logic circuitry, the reliability of triple-redundant converter, regula- 
tor, and sensor  c i rcui t ry  was computed using parallel  redundancy principles. 
This value and the reliability estimate for the charge and discharge control 
and cell  activation and ce l l  c i rcui ts  considered in standby-redundancy were 
used to calculate the reliability of OR logic c i rcui t ry  necessary to obtain a 
total system reliability of 0. 950. The reliability of the OR logic c i rcui t ry  
must surpass  a minimum of 0. 9895 to obtain a total system reliability of 
0. 950. 
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This analysis w a s  conducted based on par t s  populations and, inasmuch as a 
f i rm  reliability goal has  not a s  yet been established, will serve as a guide 
toward adjusting reliability of the system subsections and achieving the 
required reliability goal. 
the vicinity of 0. 95 to 0. 99  for the three-year mission, s o  that the following 
preliminary conclusions can be stated: 
It is anticipated that the required goal will be in 
The use of high-reliability par ts  will be required. 
Complex (probably triple ) redundancy employing OR logic 
circ,uitry for cell control and selection will be needed 
to achieve the required reliability. 
The LIVCR configurations shown in Figures  43, 44, and 45 were analyzed 
to estimate apportionment of reliability among the system subsections. 
the analysis, a probable par ts  population count was first made, based on 
the present system configuration, for each functional electronic circuit 
section. 
component failure rate,  total circuit failure rate, and three-year operating 
reliability. The following assumptions were made in calculating the failure 
ra te  data of this table: 
In 
These data a r e  tabulated in Table 2, together with the estimated 
General 
The exponential probability function is applicable. 
The failure of any component within a circuit section consitutes failure 
of the circuit without consideration given to failure mode. 
MIL-STD Parts 
Failure ra te  data presented in MIL-HDBK 217A were used. 
The ground application factor w a s  applied in all cases. 
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TABLE 2. F a i l u r e  R a t e  D a t a  
ClRCUlTlCOMPONENT 
CIRCUIT: L lVC NO. 1 
TRANSFORMER 
INDUCTOR, SIGNAL 
TRANSISTOR, POWER, GE PNP 
TRANSISTOR, SIGNAL, 51 NPN 
S ILICON-CONTROLLED 
RECTIFIER 
OIOOE SIGNAL 
RESISTOR FILM 
CAPACITOR, TANTALUM 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
CIRCUIT: LlVC NO. 2 
TRANSFORMER 
INDUCTOR, SIGNAL 
TRANSISTOR, POWER, GE PNP 
TRANSISTOR, SIGNAL, S1 NPN 
RESISTOR, FILM 
RESISTOR, WI  RE-WOUND 
DIODE, SIGNAL 
CAPACITOR, TANTALUM 
S I  LICON-CONTROLLED 
RECTIFIER 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
CIRCUIT: REGULATOR 
INDUCTOR. POWER 
TRANSISTOR, POWER, GE PNP 
TRANS1 STOR, UNIJUNCTI ON 
TRANSISTOR, SIGNAL, S1 PNP 
TRANSISTOR, SIGNAL, 51 NPN 
OIOOE. POWER 
OIOOE, SIGNAL 
OIOOE, ZENER 
S I  LICON-CONTROLLED 
RECTI FlER 
RES1 STOR, FILM 
POTENTIOMETER 
CAPACITOR, TANTALUM 
CAPACITOR, GLASS 
CAPACITOR, ALUMINUM 
RES1 STOR, WIRE-WOUND 
TRANSFORMER 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
TRANSISTOR, SIGNAL, 51 NPN 
TRANSISTOR, POWER, GE PNP 
OIOOE SIGNAL - ---. - - - 
RESISTOR, FILM 
CAPACITOR, GLASS 
CAPACITOR, ALUMINUM 
INTEGRATED CIRCUIT 2 GATES 
1/2 S I N  5400 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
NO. 
1 
2 
2 
2 
8 
11 
8 
6 
3 
35 
2 
6 
9 
1 
1 
2 
1 
3 
3 
10 
3 
3 
0.5 
MIL- t  
PART FAILURE 
RATE PER 106 
HOURS 
K-217A 
TOTAL FAIL RES 
PER 18 
1.050 
1.050 
1.950 
1.487 
1.380 
0.487 
0. M 3  
0.480 
1.050 
1.050 
1.950 
0.487 
0.063 
0.240 
0.487 
0.480 
1.380 
1.050 
1.950 
0.487 
0.920 
0.487 
0.930 
0.487 
0.980 
1.380 
0.063 
0.480 
0.011 
0.037 
0.240 
1.050 
3. a20 
0.487 
1.950 
0.487 
0.063 
0.011 
0.037 
0.800 
~~ 
HOURS 
2.1oo 
1.050 
3.900 
0.487 
1.380 
1.948 
0.441 
0.480 
11.786 
0.734 
- 
2.1oo 
2.m 
3.900 
0.487 
0.315 
0. %O 
0.974 
0. %O 
1.380 
13.176 
0.707 
- 
1.050 
3.900 
0.974 
1.840 
3.8% 
10.230 
3.8% 
5.880 
4.140 
2.205 
7.640 
2.880 
0.099 
0.037 
0.240 
2.100 
51.007 
0.262 
- 
0.487 
5.850 
1.61 
0.630 
0.033 
0.111 
0.400 
8.972 
0.790 
- 
APC 
PART FAILURE 
RATE PER 106 
HOURS 
0.500 
0.1m 
0. loo 
0.020 
0. 020 
0. 0075 
0. 006 
0. 020 
0.5w 
0. loo 
0.100 
0.020 
0.006 
0.007 
0.0075 
0. 020 
0.020 
0. loo 
0. loo 
0. DID 
0.020 
0.020 
0.050 
0.020 
0.030 
0.020 
0. w6 
0. loo 
0.020 
0.004 
0.020 
0. 007 
0.m 
0. 020 
0. 100 
0. 020 
0.006 
0. M)4 
0.020 
0. loo 
D 5 0 C  
TOTAL FAIL  RES 
PER 18 
HOURS 
1. m 
0. 100 
0.200 
0. 020 
0.020 
0.030 
0.042 
0.020 
1.432 
0. %3 
- 
1. ooo 
0. 200 
0. m 
0.020 
. 0.030 
0.028 
0.015 
0.040 
0.020 
1.553 
0.959 
- 
0. 100 
0.200 
0.020 
0. 040 
0.160 
0.550 
0. 160 
0.180 
0.060 
0.210 
0. m 
0.120 
0. OM 
0.020 
0. (907 
1. ow) -
3.063 
0.918 
0.020 
0.3w 
0. OM) 
0.060 
0.012 
0.060 
0.050 
0.562 
0.985 
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TABLE 2. 
7.800 
1.462 
2.940 
0.630 
3.820 
0.480 
Fai lure  Rate Data ( Concluded) 
0. 100 
0.0075 
0.030 
0.006 
0. 100 
0.020 
ClRCUlTlCOMPONENT 
0. 063 
0. 100 
3.200 
0.m 
0.487 
0.011 
4.261 
0.894 
-
2. 100 
1.300 
3.8% 
1.960 
0.240 
0.315 
1.920 
11.731 
0.735 
- 
1.050 
1.050 
15.600 
1.461 
0.974 
0.650 
2.760 
6.818 
3.920 
2.898 
7. &10 
2.400 
0.022 
47.243 
0.289 
-
CIRCUIT: DEGRADED CELL SENSOR 
TRANSISTOR, POWER, GE PNP 
DIODE, SIGNAL 
DIODE, ZENER 
RESISTOR, FILM 
POTENTIOMETER 
CAPACITOR, TANTALUM 
SI LICON-CONTROLLED 
RECTIFIER 
TOTAL FAILURE RATE 
RELlABlLlTY FOR 3-YEAR MISSION 
CIRCUIT: SEQUENCING CIRCUIT 
0.0% 
0. co1 
0.100 
0. 100 
0.020 
0.004 
0.500 
0.117 
0.0015 
0.030 
0.007 
0. w6 
0.020 
0.500 
0. 100 
0.100 
0.020 
0.010 
0.117 
0.020 
0.020 
0.030 
0.006 
0. 100 
0.020 
0. M)4 
RESISTOR, FILM 
SWITCH, TOGGLE 
INTEGRATED CIRCUIT, CDZM3 
INTEGRATED CIRCUIT 2 GATES 
1 I 2  SIN 5400 
1.950 
9.750 
0.421 
0.720 
2.335 
0.200 
15.3% 
0.668 
-
3.200 
0.919 
DIODE, s i c N A L  
CAPACITOR, GLASS 
TOTAL FA1 LURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
0. 100 
0. 100 
0.060 
0. 007 
0.0075 
0. 100 
0.100 
CIRCUIT: POWER SUPPLY 
TRANSFORMER 
TRANSISTOR, POWER, S1 NPN 
DIODE, SIGNAL 
DIODE, ZENER 
RES1 STOR, WI  RE-WOUND 
RESISTOR, FILM 
CAPACITOR, TANTALUM 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
CIRCUIT: BAl lERY CHARGER 
TRANSFORMER, SIGNAL 
INDUCTOR, POWER 
TRANSISTOR, POWER GE PNP 
TRANSISTOR, SIGNAL S1 PNP 
UNI  JUNCTION, TRANSISTOR 
TRANSISTOR, POWER S1 NPN 
TRANSISTOR, SIGNAL S1 NPN 
DIODE, SIGNAL 
DIODE, ZENER 
RESISTOR, F ILM 
POTENTIOMETER 
CAPACITOR, TANTALUM 
CAPACITOR, GLASS 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
CIRCUIT: CHARGE & DISCHARGE CONTROL 
(EACH OF 4 CIRCUITS) 
TRANSISTOR, POWER 51, PNP 
TRANSISTOR, POWER GE PNP 
RESISTOR, FILM 
RES1 STOR, WIRE-WOUND 
DIODE, SIGNAL 
INTEGRATED CIRCUIT 2 GATES 
112 S I  N 5400 
TOTAL FAILURE RATE 
RELIABILITY FOR 3-YEAR MISSION 
CIRCUIT: MAJORITY VOTE LOGIC 
INTEGRATED CIRCUIT SIN 5454 
RELIABILITY FOR 3-YEAR MISSION 
- 
NO. 
- 
4 
3 
3 
10 
1 
1 
1 
1 
1 
4 
0.5 
1 
1 
1 
1 
8 
3 
2 
1 
3 
14 
4 
46 
2 
5 
2 
2 
5 
7 
3 
5 
0. 250 
4 
MIL-H 
PART FAILURE 
RATE PER 106 
HOURS 
1.950 
0.487 
0.980 
0.063 
3.820 
0.480 
1.380 
0.063 
0. 100 
0.m 
0.m 
0.487 
0.011 
1.050 
0.650 
0.487 
0.980 
0.240 
0.063 
0.480 
1.050 
1. (KO 
1.950 
0.487 
0.487 
0.650 
0.920 
0.487 
0.980 
0.063 
3.820 
0.480 
0.011 
0.975 
1.950 
0.063 
0.240 
0.487 
0.800 
0.800 
APOLL 
rOTAL FAIL RES PART FAILURE 
PER 10 RATE PER 106 YHOURS HOURS 
I 
1.380 I 0.020 - 
18.511 
50 C 
lOTAL FAIL RES 
PER 1 8  
HOURS 
0.400 
0.0225 
0. wo 
0.060 
0.100 
0.020 
0.020 
0.712 
0.999 
-
0.006 
0.001 
0.400 
0.050 
0.020 
0.004 
, 0.481 
0.987 
-
1. wo 
0.354 
0.060 
0.060 
0.007 
0.080 
1.591 
0.959 
0.030 
-
0.500 
0. 100 
0. m 
0.060 
0.020 
0.177 
0.060 
0.280 
0.120 
0.378 
0. 200 
0.100 
0.008 
2.803 
0.929 
0. 200 
0.500 
0.420 
0.021 
0.0375 
0.025 
1.203 
0.968 
-
0.400 
0.989 
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3. 
4, 
5. 
6. 
7. 
8, 
9, 
10. 
11. 
Trans is tors  and diodes - normalized junction temperature was est i -  
mated at  0. 4, approximating a device dissipating 1 0  percent power at  
an ambient of 50°C, 
Silicon-controlled rect i f iers  - data given f o r  a Si pnp t ransis tor  w a s  
used, 
Unijunction Trans is tor  - data given for a Si npn t ransis tor  was used. 
Wire-wound r e s i s to r s  and potentiometers - assumed to dissipate 
50 percent rated wattage a t  50°C ambient. 
assumed to  be used for res is tances  l e s s  than 1 0  ohms. 
Wire-wound r e s i s to r s  
Fi lm re s i s to r s  - assumed to dissipate 20 percent rated wattage a t  
50°C ambient. Assumed to be used for  res is tances  grea te r  than 
1 0  ohms. 
Solid tantalum and aluminum capacitors - assumed to be s t ressed  at  
50 percent rated voltage a t  50°C ambient. 
c 2 2 2  pf. 
Tantalum assumed for  
G l a s s  capacitors - assumed to be s t ressed  at  1 0  percent rated 
voltage at  50°C ambient. 
than 1 yf. 
Assumed to be used for capacitances less  
Transformers  and coils - MIL-T-27 units utilizing Class  Q insula- 
tion and a t  a maximum operating temperature of 85"C, 
Integrated circui ts  - Estimate of realist ic failure f o r  this reliability- 
level part  based on vendor data. 
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c. High-Reliability Parts 
1. Failure ra tes  a r e  those applied by Honeywell to the Apollo program 
and were  established from the Minuteman Handbook, vendor data, and 
other sources. 
References: Honeywell Interoffice Memo f rom S. A. Bastiem to 
J. N. Mitchell, dated 1 7  December 1964, Subject: Updated Apollo 
Fai lure  Rates. 
2. Integrated Circuits - Estimate of realist ic failure ra te  for  high- 
reliability integrated circuit s based on vendor- supplied data and other 
sources. 
In the allocations of Figures  43, 44, and 45, the estimates were made for  
the systems, both excluding and including RTG source, activation circuit, 
and cell  reliability considerations. 
the source and activation circuit-cell combination was assumed. 
consideration w a s  made to differentiate between the storage and operating 
failure rates for these components in these approximations. 
A three-year reliability of 0. 9 for both 
No further 
In calculating the reliability of the charge and discharge control circuits 
(and the ce l l  activation circuits and cells, where applicable), the principles 
of active-standby redundancy were applied. These account fo r  operation, 
beginning with one active unit and sequentially switching in a standby unit 
upon sensing failure of the previously active unit. 
sideration is a 1 + 3 system (one active and three standby units). 
general  equation for  the reliability of a 1 + N system is a s  follows: 
The system under con- 
The 
-86- 
N (n +a - 1) 
n = O  n 
= z  R1 + N  
where B = 1 - e 
M = number of active units 
N = number of standby units at  start of mission 
Xo, k = operating and standby mode failure ra tes  respectively, 
t = mission time, hour 
pe r  hour 
The majority-vote logic circuit used in the redundant system is shown in 
Figure 46. This circuit  selects  the cell  activation circuit and cel l  as indi- 
cated by the majority of the sequencing circuit  signals. The circuit is antici- 
pated to require a total of 1 6  gates (four integrated circuit chips), shown in 
the figure. 
this system: 
The following equation is used to determine the reliability of 
R ~ = R  3 + 3 R  2 Q 
where R s  = system reliability 
R = element reliability 
Q = element unreliability = 1 - R 
- 8 7 -  
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MAJORITY-VOTE 
LOGIC CIRCUIT 
TO CELL 
ACTIVATION 
CIRCUITS 
AND CELLS 
Figure 46. Cell  Selection Majority Vote Logic Circuit 
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11. ALTERNATE R T G  SOURCE CONSIDERATIONS 
The present system has  been designed to use two SNAP-19 RTG's in parallel  
as a pr imary power source. 
and 2 2  amperes .  A 
single SNAP-27 RTG will provide a maximum power output of 50 watts a t  1 4  
volts. The considerations and comments.given he re  a re ,  strictly, resul ts  
of a paper work study. There  was no hardware of any kind constructed o r  
This  combination provides 66 watts a t  3 volts 
Consideration has  been given to using a SNAP-27 R T G .  
tested to interface with a power source with the SNAP-27 characterist ics.  
The study has  been made for  a system with the same power output require- 
ments. These requirements makes i t  necessary to consider the use of two 
SNAP-27 R T G ' s  in parallel. This is necessary  even though higher energy 
bat ter ies  may be used. 
plus the maximum nonpeak load of 45 watts, adds up to more than maximum 
50-watt output of one RTG. With two R T G ' s  in parallel  the power supply 
character is t ics  a r e  100 watts at 1 4  volts, 7. 1 4  amperes ,  and 1. 9 6  ohms. 
It should be noted here  that the internal impedance of this R T G  apparently 
var ies  slightly with current.  However, because the exact impedance varia- 
tion is not known and to simplify the study, the internal impedance is assumed 
to be that calculated for  50 watts at 1 4  volts which is 3. 92 ohms. 
The approximate 1 0  watts to charge the battery, 
The inverter design fo r  this power source would be somewhat different than 
the final design used in the present system. 
that in the present design the inverter transistor-driven current  gain is 
very near ly  equal to the turns ra t io  of the power output transformer.  
present design this turns ra t io  is 14. 7, and a driven Beta of 14. 7 is satis- 
factory for  efficient operation of the t ransis tors  used in the inverter. The 
t ransformer turns ra t io  using the SNAP-27 RTG's would be about 3, and a 
driven Beta of 3 is not practical  fo r  known transis tors  that might be used 
for  this application. Using secondary current  as a source f o r  inverter  
drive is most desirable, and this can be accomplished by using current  
sensing windings on the inverter t ransis tors  base drive transformers.  
The main reason for  this is 
In the 
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These windings will be placed in s e r i e s  with the output lines of the output 
t ransformer and will act  as the pr imary  windings fo r  the base drive t rans-  
former.  
suggested by NASA':' and has  been proven to be very effective and efficient. 
Th i s  method of using secondary current  for  inverter drive was 
The R T G  short  circuit  current  is approximately 14. 5 amperes .  
s i s to r s  (2N2832) used in the present LIVC are rated at 20 amperes  maximum. 
This  means that 1 t ransis tor  (instead of 3 a s  used in  the present design) can 
be used in each side of the inverter.  
about 7.14 amperes  under maximum load conditions. 
same a s  one t ransis tor  c a r r i e s  in the present system. 
the power loss  in the inverter  t rans js tors  would be about one third that in 
the present system. 
The tran- 
This  one t ransis tor  would conduct 
This  is about the 
This  means that 
It might be necessary to increase the s ize  of the core  of the power output 
transformer.  This  is because the input voltage is higher. 
could be kept the same by increasing the number of pr imary  turns by 3. 
I t  would be necessary  to decrease the wire size to accommodate the la rger  
number of turns. 
would increase the pr imary  resistance. If the resistance goes up by 7 t imes 
( 2  times for  smal le r  wire and approximately 3. 5 times for  increased length), 
the overall I R loss in the pr imary  would go down because the current  is 
The co re  a r e a  
This, along with the increase in total length of the primary, 
2 
2 decreased by a factor of 3. 
be to approximately 7 / 3  
tially offset by the increase in secondary I R loss. The secondary current  
will remain the same, but the resistance will increase because the number 
of secondary turns will; the length of wire  will increase by approximately 
3. 5 t imes and i t  will be necessary to reduce the size of the wire  to accom- 
modate the increased number of turns (assuming the same size core  is 
used). 
An extra  loss will occur in this approach. 
t ransis tor  base voltage reflected into the secondary f rom the t ransis tor  
base drive transformer.  
The decrease in pr imary  winding I R loss would 
2 o r  7/9 of the original losses. This  will be par- 
2 
We can assume that the resistance may increase at  least 7 times. 
This  loss is created by the 
The base saturation voltage is nominally 0. 55 volts. 
::NASA Report No. X-716-68-49 by E, R. Pasciutti.  
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The turns  ra t io  in the feedback will be about 3. 
the output will be 0. 55/3 o r  0, 18 volts. 
a t  this point in the circuit  is about 1. 5 amperes.  
this source is 1. 5 X 0. 55 o r  0. 825 watt. 
the LIVC is in the rectifier diodes in the output. 
for either system and is approximately 1. 8 watts. 
losses  for  this system (using calculated values for  the old system) would be 
total t ransis tor  losses  + pr imary  losses  + secondary losses  which equals 
4. 38/3 + 0. 0259 X 6 + 0. 5 X 2 / 3  + 0. 825 + 1.8 = 1. 46 + 0. 1554 + 0. 33 
+ 0. 825 + 1. 8 = 4. 57 watts. 
cent as compared to  9 1  percent for  the present  system. 
The voltage reflected into 
The output current  a t  maximum load 
The power loss  seen f rom 
Another source of power loss  in 
This loss  will be the same 
The total calculated 
This gives an LIVC efficiency of about 93 per-  
The computer program was run using the assumed parameters  of the SNAP- 
2 7 RTG. 
optimum turns  ra t ios  for minimum battery current  is 3. 6 for . the RTG LIVC 
and 35 for the battery LIVC. 
40. 83 amperes.  
RTG LIVC and 84. 5 percent efficiency for  the battery LIVC. 
that the battery LIVC would operate a t  a grea te r  efficiency at this current  
level so another run was made using an  efficiency of 87 percent. The re- 
sults of this run are shown in computer print-out number 2 (page 1-6 in 
Appendix I). The RTG 
LIVC turns  ra t ios  were not varied as much for this run because the pre-  
vious run showed that the optimum RTG LIVC turns  ra t io  is about 3. 6. 
Computer print-out number 2 (page 1-5 in Appendix I) shows that the 
The battery current  for  a 135-watt load is 
This run was made with a 93 percent efficiency for  the 
It was assumed 
The battery current  decreased to  39. 3 amperes.  
The computer program was run several t imes  with increasing power output 
levels. It was found that with two SNAP-27 RTG's in  paral le l  a power out- 
put of 190 watts would draw about the same  battery current  (approximately 
74 amperes)  as the present  system does with a 150-watt load. 
and 150-watt f igures are the power levels at the input to the regulator. 
Assuming a 90 percent regulator efficiency these figures represent  power 
outputs of 171 watts o r  135 watts, respectively. 
the 190-watt load is shown in  Computer Print-out number 4 (page 1-6 of 
Appendix I). 
The 190-watt 
The computer print-out for 
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It appears  that if the weight and volume of two SNAP-27  R T G ' s  a r e  accept- 
able, a system using this type source is more desirable, 
could be used, and this would compensate in part  o r  possibly for all the 
weight and volume increase contributed by the la rger  R T G ' s .  
with the present design is that with the efficiencies obtained there is not 
quite enough power available f rom the SNAP-19 ' s  to maintain a 45-watt out- 
put load and charge the bat ter ies  completely at a 5-ampere rate. Using two 
SNAP-27 ' s  would more than eliminate this problem. 
could be scaled to a higher output load simply by modifying the RTG LIVC. 
Smaller  bat ter ies  
One problem 
The whole system 
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111. SCALING U P  TO HIGHER POWER 
No specifications were given for  the amount of increase in power levels. 
Although there  was  not a large effort expended for  this study, there have 
been some observations made in the course of developing the breadboard 
for  the contract. 
power levels of this type of system. 
These have led to some conclusions about upgrading 
A s  explained in Section 11, the power output level can be raised to 1 7 0  watts 
simply by using two SNAP-2'9 R T G ' s  as a pr imary  source and modifying the 
RTG LIVC slightly. 
system a r e  capable of handling this output power without any modification. 
The line switch consists of two 2N2834 t ransis tors  in parallel. 
t rans is tors  a r e  capable of carrying 20 amperes  each. 
two of these t rans is tors  is to improve the regulator efficiency and to be 
able to accommodate the surge cur ren ts  which occur when the output f i l ter  
capacitor charges on initial regulator turnon. 
increase the size of the output choke to accommodate la rger  wire and main- 
tain regulator efficiency. 
imately 40 millivolts peak-to-peak. 
The output regulator and line switch in the present 
These 
The purpose of using 
It may be necessary  to 
The output ripple on the present system is approx- 
A la rger  choke would reduce this ripple. 
It is estimated the power switching portion of the output regulator can handle 
a t  least twice the power requirements of the present system. 
be 270 watts. 
fo rmers  to prevent core  saturation a t  the higher current  level. 
tion to the present regulator is the input voltage levelthat will occur at low loads. 
It will be necessary to increase the LIVC output t ransformer turns ratios 
somewhat to ensure sufficient voltage a t  the input to the regulator for  proper 
regulation a t  high loads. The voltage level itself is not a r e a l  problem be- 
cause components can be obtained with high enough voltage ratings to with- 
stand a moderate increase in voltage'at this point. 
This  would 
It may be necessary  to redesign the current  drive t rans-  
One limita- 
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The big problem i s  the current surge that occurs when the regulator power 
switching t ransis tor  turns on. 
charges to the no load voltage during initial turnon. 
is an extremely low-impedance source and the output fi l ter  capacitor is a 
very low-impedance load when the switching t ransis tor  f i r s t  turns on. The 
output fi l ter  choke does limit the current  momentarily, but experience has  
shown that the switching t ransis tor  wi l l  fa i l  when the input voltage is allowed 
to get above 75 volts. 
that they a l l  failed because of excess  current.  
The capacitor on the input to the regulator 
The charged capacitor 
Examination of the t rans is tors  that failed showed 
It appears that for  any load requirements of more than 270 watts other 
design changes must be considered. Unless the output requirements a r e  
increased by a very large amount, the present LIVC designs can be used 
fo r  increased power requirements. A l l  that i s  necessary is to put more 
t rans is tors  in parallel  o r  use higher power transistors.  
limitations of paralleling a large number of power t rans is tors  a r e  very well 
known and will not be discussed here,  
The.problems and 
Another method of scaling up the power is to parallel  portions of the system 
o r  the complete system. 
volume may be grea te r  than it would be in just paralleling t rans is tors  in 
one LIVC. 
t ransformers  for each LIVC. 
one output transformer.  
used to ensure that a l l  the t ransis tors  switch in the proper phase. Synchro- 
nizing circuits have been studied and discussed in previous contracts, but 
no effort has been made during this contract period to determine whether o r  
not these approaches can be adapted for  the present LIVC design. 
If paralleled LIVC's a r e  used, the weight and 
This is because it may be necessary to u s e  separate output 
It is possible to use separate pr imar ies  on 
If this is done a synchronizing system must be 
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IV. NEW TECHNOLOGY 
The only development during the final quarter  that can be considered a s  new 
technology is the new method used to sense current  in the battery charger  
circuit. 
in the charging line. 
switch. 
occurs during the off time. 
covering the battery charger.  
that used in the current  drive t ransformer in the output regulator. 
following is a list and location of new technology developed during this con- 
t ract  period. 
The t ransformer  used for  sensing the charging current  is inserted 
I t  Current is sensed during the on time" of the s e r i e s  
The t ransformer core is rese t  by the freewheeling current  which 
1 1  I1 This  development is discussed in the section 
The t ransformer connection is s imi la r  to 
The 
1. 90-Watt LIVC, Section 1, Paragraph 3, 2nd Quarter ly  Report, 
2. Current  Sensor, Section 1, Paragraph c, 3rd Quarter ly  Report. 
3. Voltage Regulator, Section 1, Paragraph g, 3rd Quarter ly  Report. 
4. Composite Core Technique, Section 1, Paragraph e, 3rd Quarter ly  
Report. 
5. Inverter Circuit, Section 1, Paragraph a, 4th Quarter ly  Report. 
6. Inverter Starting Circuit, Section 1, Paragraph b, 5th Quarter ly  
Report. 
7. Current  Drive Circuit, Section 1, Paragraph f ,  6th Quarter ly  
Report. 
8. Voltage Sensing Circuit, Section 1, Paragraph e, 7th Quarter ly  
Report. 
-95-  
V. CONCLUSIONS AND RECOMMENDATIONS 
The final breadboard system comes fair ly  close to meeting the desired 
specifications. The output ripple is somewhat higher than desired. The 
maximum ripple requested was 25 millivolts peak- to-peak. 
has a maximum of 40 millivolts peak-to-peak. This ripple can easily be 
reduced by using a larger  output f i l ter  capacitor, a larger  fi l ter  choke, o r  
a combination of both. 
The breadboard 
The system efficiency is not quite high enough to charge the batteries at  a 
5-ampere rate  and maintain a 45-watt output load. This problem can be 
eliminated by using two SNAP-27 RTG's in parallel  a s  a pr imary  source 
ra ther  than two SNAP 1 9  RTG's. 
considered over the SNAP-19 for  this application. 
using the SNAP-27 RTG is that the battery drain is less  a t  maximum loads 
(approximately 40 amperes) .  This makes it possible to use much smal le r  
batteries in the system. 
discharge circuit  and the battery LIVC. 
both circui ts  can be reduced by 0. 5. 
sistors.  
RTG LIVC. 
efficiency and reduce cooling problems. 
It is recommended that the SNAP-27 be 
v 
Another advantage to 
It also reduces the requirements of the battery 
The number of t rans is tors  in 
This eliminates six 50-ampere tran- 
There  would a l so  be four 20-ampere t ransis tors  eliminated in the 
Elimination of these t rans is tors  would increase the system 
i 
Another very impqrtant advantage to using the SNAP-27 is that i t  becomes 
practical  to perfoim RTG voltage-limiting at  the output of the RTG. If the 
limiting is done a t  this point a single f i l ter  could be used a t  the output of 
the voltage l imiter to provide a relatively smooth D. C. voltage for  system 
operation. This is a very important point because considerable problems 
were encountered in the original system design due to the extreme voltage 
transients imposed on the system when the overvoltage circuit  was operating. 
Use of SNAP-27 RTG's would also permit scaling up the system to higher 
power capabilities with very little system design change, 
in grea te r  detail in Section 11. 
This is covered 
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Another development that should be considered seriously fo r  future designs 
is the use of squib switches in portions of the logic switching. 
two distinct advantages in this approach: 
be higher in the battery charge and discharge system. 
this approach provides a memory in the logic and sequencing circuits. 
There should also be fewer parts;  however, this does not necessarily mean 
a reduction in weight and volume, because squib switches for  these power 
levels can be quite bulky. 
There  are 
One is that the efficiency would 
The other is that 
One disadvantage to using squib switches is that because they a r e  a 'lone- 
shot" device i t  would be difficult to check the system logic. 
system this problem could be overcome by using some form of latching r e -  
lay to simulate the squib switch. Another disadvantage is that there is no 
way to recycle o r  rese t  the logic o r  switching sequence if  inadvertent se- 
quencing occurs in actual operation. 
In a breadboard 
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APPENDIX I 
E 
E2 
R O  
I 
E3 
RO 
I 
EO 
EN 
E2N1 
D E V E L O P M E N T  OF EQUATIONS FOR P R O G R A M  WOL 
2 S = RN2+R1, T = R2N1 + R3, G1 = 1/S; G2 = 1 /T, GO = 1/RO 
( G I  + G 2  + GO) EO - E N G l  - E 2 N l G 2 3  0 
EO = E N G l  + E 2  N1G2 = E N / S  + E 2  N l / T  
1 / S  + 1/T-+ 1/RO G 1  + G2 + GO 
EO = CENT + E 2 N l S ) R O  , I = ( E N  - EO) 
TRO + SRO +ST ( R N  2 + R 1 )  
EO 
I1 = (E2N1 - EO) I2  = NI, I3  = N1I1 
(R2N1 i- R3) ,  
I- 1 
DEVELOPMENT OF EQUATIONS FOR PRQGRAM VIC 
2 E2N1 = IlR2N1 + E3; 11R2N12 - E2N1 + E 3  = 0 
N1 = E 2 f  (E22 - 411R2E3) 
211 R2 
A1 = 
A2 = 
A3 = 
I =  
I1 = 
I2 = 
I3 = 
I& = 
E =  
El  = 
E2 = 
E 3  = 
EO = 
R =  
R1 = 
R2 = 
R3 = 
RO = 
N =  
N1 = 
RTG efficiency at RTG peak power + 100 = . 5 
RTG LIVC efficiency 4 100 
Battery LIVC efficiency + 100 
RTG LIVC Secondary cur ren t  
Battery LIVC Secondary current  
RTG curren t  
Battery current  
Load current  
RTG Voltage 
Output voltage of loss less  RTG LIVC 
Battery voltage 
Output voltage of loss less  battery LIVC 
Output voltage (input voltage to regulator) 
RTG resis tance 
Resistance representing RTG LIVC losses  
Bat tery resis tance 
Resistance representing battery LIVC losses  
Output res is tance at 150 wat t s  load 
Turns  ratio of RTG LIVC output t ransformer 
Turns rat io  of bat tery LIVC output t ransformer  
1-2 
?LIST VIC 
20 PR1NT"E E2 A1 A 2  A3 N I2 P R H2" 
2 1 INPUT E, E2aAl aA2sAJrNo 12, P9Ks R2 
30 EO=E*Al*AB*N 
40 I=I2/N 
50 I O = P / E O  
60 II=IO-I 
69 E3=EO/.A3 
71 13=11*N1 
80 El=EO/A2 
90 Rl=<E1-EO)/I 
110 R3=<E3-EO)/Il 
119 PRINT " EO 13 R3 R1 
120 PRINTS 130~.EOo135R3sRldNl 
130 
70 Nl=<E2-<E2~2-4*R2*11~E3)~(~5))/<2*R2*11) 
FMT El 3- 60 El 3.6s El 3.6s El 3e6r El 3.6 
135 CALL W0L 
140 END 
?LIST WQL 
1 PRINT '@ X Y z A B c " 
2 INPUT X,YsZsAsBoC 
5 PRINT TAB(7) "I2'* TAB<2O) ''13'* TAB (33) "E0" TAB C 44) "N l e e  TAB ( 54) s 
6 PRINT TAB(54) "P" TAB (64) "HO" 
10 F0R N=XsYsZ 
1 1  PRINT, 12rN 
12 FMT "N="iF6e2 
20 FQR NI=AoBoC 
2 5  F0R R 0 = 1 2 0 7 r - e 0 1  
30 S=*136*Nt2+Rl 
40 f=e002*NlP2+R3 
50 EO=<<E*N*T9E2*Nl~S)*<RO))/<T*K09S*R09S*f) 
55 P=EO*2/RQ 
60 I=<E*N-EO)/(R*N*2+Rl) 
70 I l = < E 2 * N l - E O ) / < R 2 * N I r 2 9 R 3 )  
80 I2=I*N 
90 13=Xl*NI 
92 IF P>150 THEN 100 
93 NEXT KO 
100 PRINT0 1101 1 2 ~ 1 3 r E O ~ N l t P a R O  
1 10 
120 NEXT N1 
130 
140 FMT 
150 NEXT N 
160 RETURN 
FMT El 3.6, E 13.69 El 3 e 6 s  X2s F6- 20 E 13 o 6s Xl o F6.2 
PRINT, 140s 120 I3rEOoN1 B P o  RC 
E 130 60 E 13.6, El 3.68 X21 F6.20 E 13 B 69 X1 B F B e  2 
NI" 
Computer Programs 
I- 3 
E O  I 3  
e401310E 02 e732264E 02 
X Y Z A €4' 
13, 1 5 s  m 5 r  332 36s 
I 2  I 3  
N= 13-00 
-189797E 02 e738705E 02 
-185190E 02 e734298E 02 
-180735F 02 e731502E 02 
-176371E D2 e729596E 02 
e172091E 02 e728512E 02 
e167845E 02 a727660E 02 
-163717E 02 -728070E 02 
e163717E 02 e728070E 02 
N= 13.50 
e198381E 02 a732166E 02 
a193883E 02 -727402E 02 
e189435E Q2 e723034E 02 
e185127E 02 -720202E 02 
eI80903E 02 e7182146 02 
-176714E 02 e7164778 02 
-172640E 02 e716017E 02 
e172640E 02 *716017E 02 
N= 14.00 
e2065928 02 e727859E 02 
e2021486 02 e722114E 02 
m197803E 02 e717395E 02 
e193504E 02 e713048E 02 
e1893346 02 e710166E 02 
-1852418 02 a708089E 02 
r181179E 02 r706245E 02 
e181179E 02 r706245E 02 
N= '14.50 
e2144518 02 a725657E 02 
e210059E 02 *718921E 02 
-205766E 02 e713251E 02 
e201564E 02 07085606 02 
el97445E 02 -704768E 02 
-193362E 02 e701274E 02 
e189392E 02 e'699102E 02 
e189392E 02 e699102E 02 
N= 15000 
e22198lE 02 0725458E 02 
r217637E 02 a717714E 02 
s213392E 02 e711080E 02 
e209239E 02 e705465E 02 
-2q5170E 02 0700783E 02 
e201177E 02 e696960E 02 
e197256E 02 e693934E 02 
e197256E 02 a693934E 02 
140 EiXIT 
K3 
e328460E 01 
C 
- 5  
E@ 
s405720E 02 
-414806E 02 
e4235916 02 
~432196E 02 
e440637E 02 
-449010E 02 
-457151E 02 
e457151E 02 
e406802E 02 
-415944E 02 
e424985E 02 
e4337398 02 
e4423246 82 
e450839E 02 
o 459 118E 02 
0459118E 02 
-4075158 02 
a416817E 02 
e425913E 02 
-434914E 02 
e443643E 02 
e45221lE 02 
e460714E 02 
e460714E 02 
-407880E 02 
a417344E 02 
e426595E 02 
-43565lE 02 
e444527E 02 
e453325E 02 
e4618806 02 
e461880E 02 
-407913E 02 
e417543E 02 
e426952E 02 
-436159E 02 
e445180E 02 
e454Q30E 02 
e462723E 02 
e462723E 02 
R 1  N I  
e265202E 01 e326734E 02 
N 1  P R O  
33.00 
33.50 
34.00 
34.50 
35.00 
35.50 
36.00 
36.50 
33.00 
330 50 
34.00 
34.50 
35.00 
35.50 
36.00 
36- 50 
33.00 
33.50 
34.00 
34.5b 
35.00 
35.50 
36-00 
36-50 
33.00 
33.50 
34.00 
340 50 
35.00 
35.50 
36.00 
36.50 
33.. 00 
33.50 
34.00 
34- 50 
35-00 
35s 50 
36.00 
36e.50 
e150055E 03 10.97 
e150013E 03 11.47 
e150025E 03 11.96 
e 150036E 03 12-45 
-150047E 03 12.94 
e150008E 03 13.44 
.350027E 03 13.93 
.150627E 03 13.93 
e150036E 03 11-03 
e150053E 03 11.53 
e150011E 03 12.04 
e150024E 03 12.54 
e 1500398 03 13.04 
e 150005E 03 13.55 
0150028E 03, 14-05 
-150028E 03 14.05 
e150018E 03 11-07 
6 150032E 03 11  e 5 8  
el50043E 03 12.09 
m150001E 03  12.61 
e150015E 03 13-12 
e150033E 03 13063 
e150005E 03 14.15 
e150005E 03 14.15 
e150016E 
e 150023E 
e 150028E 
e150033E 
e 150042E 
e 150003E 
e 1500238 
o 1500236 
03 111.09 
03  11 .61  
03 12.13 
03 12.65 
03 13.17 
03 13.70 
03 14022 
03  14.22 
0150040E 03 11.09 
a 150037E 03 11  e62 
e 150032c 03 12.15 
e 1500286 03 12.68 
e1500276 03 13.21 
-150032E 03 13.74 
-1500448 03 14.27 
el50044E 03 14.27 
Computer Print-out No. 1 
I- 4 
.. 
rl) 
Bi 
Q 
0 
0 
B 
B, 
.. 
.. 
.. 
.. 
.* 
.. 
..- 
.. 
.. I.. - -  
Computer Pr int-out  No. 2 
1-5 
? B A S I C  V I C  I 
RUN 
E E2 A! A 2  A 3  N 12 P R 
! 2 8 r l  -68 * 5 >  9930 ~.8793~7a% 4~15OaP -96a.002 
*390600E 02 04332POE 02 *399496E 01 
EO E3 R3 
X Y Z A B C  
8 3 e 4 ~ 3 ~ 6 ~ * 2 ~ 3 0 ~ 3 5 s l  
12 
N= 3-40 
e792651E 01 
0764115E 01 
e7369816 01 
*711015E 01 
a686038E OP 
e 6 6 1  91 18 01 
N= 
e751590B 08 
e7270168 01 
e703309E 01 
e.703309E 01 
140 EXPP 
?OFF 
13 
94399998 02 
*3?7107E 02 
7E 02 
SE 02 
8E 02 
O406752E 02 
9.3984~6E 02 
.'392987E 02 
8392987E 02 
EO 
e394978E 02 
*415036P 82 
0434099E 02 
*486853E 02 
e486853E 02 
*392320& 02 
8.4876128 02 
d487612E 02 
R2 
e%23530E 81 01 a296669E N1 02 
Nt B 80 
30.00 *150012% 03 10.40 
38 .'OO 6850048E 03 1 0  
32 ~'00 .'I 500378 03 12 d56 
33.600 ~ ' % 5 0 0 1 6 E  03 i3d64 
340.00 . i f  500OBE 03 14'dV2 
35e.00 0'15001 9g 03 i5SW 
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POWER CONDITIONER OPERATING CHARACTERISTICS 
Output Voltage - 28 VDC f 0. 0670 
Maximum Ripple - 50 MV Peak-to-Peak 
Efficiency - 78y0 a t  1 3 5  Watt Load (Battery Open Ckt. Voltage = 1. 6 V )  
Battery Current - 75 Amperes  a t  1 3 5  Watt Load & Open Ckt. Voltage = 1. 6 V 
Battery Charge Current - 5 Amperes  f 370 
Maximum Output Load for  5 Amp Charge Current - 40 Watts 
Overload Current Set - 100 Amperes 
Degraded Cell  Set - 1. 2 VDC 
Maximum Charge Voltage Set - 1. 995 VDC 
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